

1-Mbit (128 K × 8) Static RAM

Features

- Pin- and function-compatible with CY7C109B/CY7C1009B
- High speed
- □ t_{AA} = 10 ns
- Low active power □ I_{CC} = 80 mA at 10 ns
- Low CMOS standby power □ I_{SB2} = 3 mA
- 2.0 V Data Retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- **Easy** memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} options
- CY7C109D available in Pb-free 32-pin 400-Mil wide Molded SOJ and 32-pin TSOP I packages. CY7C1009D available in Pb-free 32-pin 300-Mil wide Molded SOJ package

Functional Description [1]


The CY7C109D/CY7C1009D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}_1), an active HIGH Chip Enable (CE_2), an active LOW Output Enable (\overline{OE}), and tri-state drivers.The eight input and output pins (I/O₀ through I/O₇) are placed in a high-impedance state when:

- Deselected (\overline{CE}_1 HIGH or CE_2 LOW),
- Outputs are disabled (OE HIGH),
- Whe<u>n the write operation is active (CE₁ LOW, CE₂ HIGH, and WE LOW)</u>

Write to the device by taking Chip Enable One (\overline{CE}_1) and Write Enable (\overline{WE}) inputs LOW and Chip Enable Two (CE_2) input HIGH. Data on the eight I/O pins (I/O_0 through I/O_7) is then written into the location specified on the address pins (A_0 through A_{16}).

Read from the device by taking Chip Enable One (\overline{CE}_1) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) and Chip Enable Two (CE_2) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the I/O pins.

Logic Block Diagram



Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.




Contents

Pin Configuration	3
Selection Guide	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics (Over the Operating Range) .	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Switching Characteristics (Over the Operating Range)	6
Data Retention Characteristics	
(Over the Operating Range)	7
Data Retention Waveform	

Switching Waveforms Truth Table	
Ordering Information	
Ordering Code Definitions	10
Package Diagrams	11
Acronyms	
Document Conventions	12
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	



Pin Configuration^[2]



Selection Guide

	CY7C109D-10 CY7C1009D-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum CMOS Standby Current	3	mA

GND 16

17 🗍 I/O₃



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied–55 $^{\circ}$ to +125 $^{\circ}$
Supply Voltage on V _{CC} to Relative GND $^{[3]}$ –0.5 V to +6.0 V
DC Voltage Applied to Outputs in High-Z State $^{[3]}$

DC Input Voltage ^[3]	–0.5 V to V _{CC} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{cc}	Speed
Industrial	–40℃ to +85℃	$5~V~\pm 0.5~V$	10 ns

Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions		-	09D-10 009D-10	Unit
				Min	Max	
V _{OH}	Output HIGH Voltage	I _{OH} = -4.0 mA		2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA			0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage [3]			-0.5	0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-1	+1	μA
I _{OZ}	Output Leakage Current	GND $\leq V_{I} \leq V_{CC}$, Output Disabled		-1	+1	μA
I _{CC}	V _{CC} Operating Supply Current	$l_{out} = 0 \text{ mA}$	100 MHz		80	mA
			83 MHz		72	mA
			66 MHz		58	mA
			40 MHz		37	mA
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs	$\label{eq:max_linear} \begin{array}{l} \underline{\text{Max}} \ \text{V}_{\text{CC}}, \\ \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}} \ \text{or} \ \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \ \text{or} \ \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \ \text{f} = \text{f}_{\text{max}} \end{array}$			10	mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} \underline{\text{Max}} \ \text{V}_{\text{CC}}, \\ \overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.3 \ \text{V}, \ \text{or} \ \text{CE}_2 \leq 0.3 \ \text{V}, \\ \overline{\text{V}}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \ \text{V}, \ \text{or} \ \text{V}_{\text{IN}} \leq 0.3 \ \text{V}, \ \text{f} \end{array}$	= 0		3	mA




Capacitance [4]


Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	T _A = 25℃, f = 1 MHz, V _{CC} = 5.0 V	8	pF
C _{OUT}	Output Capacitance		8	pF

Thermal Resistance [4]

Parameter	Description	Test Conditions	300-Mil Wide SOJ	400-Mil Wide SOJ	TSOP I	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.61	56.29	50.72	C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		40.53	38.14	16.21	C/W

AC Test Loads and Waveforms [5]





Notes

 AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).

^{4.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics (Over the Operating Range)^[6]

Parameter	Description		9D-10)9D-10	Unit
		Min	Max	
Read Cycle	·			
t _{power} ^[7]	V _{CC} (typical) to the first access	100		μS
t _{RC}	Read Cycle Time	10		ns
t _{AA}	Address to Data Valid		10	ns
t _{OHA}	Data Hold from Address Change	3		ns
t _{ACE}	CE ₁ LOW to Data Valid, CE ₂ HIGH to Data Valid		10	ns
t _{DOE}	OE LOW to Data Valid		5	ns
t _{LZOE}	OE LOW to Low Z	0		ns
t _{HZOE}	OE HIGH to High Z ^[8, 9]		5	ns
t _{LZCE}	CE ₁ LOW to Low Z, CE ₂ HIGH to Low Z ^[9]	3		ns
t _{HZCE}	CE ₁ HIGH to High Z, CE ₂ LOW to High Z ^[8, 9]		5	ns
t _{PU} ^[10]	CE ₁ LOW to Power-Up, CE ₂ HIGH to Power-Up	0		ns
t _{PD} ^[10]	CE ₁ HIGH to Power-Down, CE ₂ LOW to Power-Down		10	ns
Write Cycle [1	1, 12]			
t _{WC}	Write Cycle Time	10		ns
t _{SCE}	CE ₁ LOW to Write End, CE ₂ HIGH to Write End	7		ns
t _{AW}	Address Set-Up to Write End	7		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-Up to Write Start	0		ns
t _{PWE}	WE Pulse Width	7		ns
t _{SD}	Data Set-Up to Write End	6		ns
t _{HD}	Data Hold from Write End	0		ns
t _{LZWE}	WE HIGH to Low Z ^[9]	3		ns
t _{HZWE}	WE LOW to High Z ^[8, 9]		5	ns

Notes

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified 6. I_{OL}/I_{OH} and 30-pF load capacitance.

7.

t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed t_{HZOE}, t_{HZCE} and t_{HZVE} are specified with a load capacitance of 5 pF as in part (c) of "AC Test Loads and Waveforms^[5]" on page 5. Transition is measured when the outputs enter a high impedance state. 8.

At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
This parameter is guaranteed by design and is not tested.


The internal write time of the memory is defined by the overlap of CE₁ LOW, CE₂ HIGH, and WE LOW, CE₁ and WE must be LOW and CE₂ HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	Max	Unit
V _{DR}		$V_{CC} = V_{DR} = 2.0 \text{ V},$	2.0		V
I _{CCDR}		$ \overline{CE}_1 \ge V_{CC} - 0.3 \text{ V or } CE_2 \le 0.3 \text{ V}, \\ V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V} $		3	mA
t _{CDR} ^[4]	Chip Deselect to Data Retention Time		0		ns
t _R ^[13]	Operation Recovery Time		t _{RC}		ns

Data Retention Waveform



Switching Waveforms







Figure 2. Read Cycle No. 2 (OE Controlled) [15, 16]



Notes

13. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 50 µs or stable at V_{CC(min)} ≥ 50 µs.
14. <u>Device</u> is continuously selected. OE, CE₁ = V_{IL}, CE₂ = V_{IH}.
15. WE is HIGH for read cycle.

16. Address valid prior to or coincident with \overline{CE}_1 transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)





Figure 3. Write Cycle No. 1 (\overline{CE}_1 or CE_2 Controlled) ^[17, 18]

Figure 4. Write Cycle No. 2 (WE Controlled, OE HIGH During Write) ^[17, 18]



Notes

17. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 18. If \overline{CE}_1 goes HIGH or CE_2 goes LOW simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state. 19. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)




Figure 5. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) [12, 18]

Truth Table


CE ₁	CE ₂	OE	WE	1/0 ₀ -1/0 ₇	Mode	Power
н	Х	Х	Х	High Z	Power-down	Standby (I _{SB})
Х	L	Х	Х	High Z	Power-down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read	Active (I _{CC})
L	Н	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C109D-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C109D-10ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY7C1009D-10VXI	51-85041	32-pin (300-Mil) Molded SOJ (Pb-free)	


Ordering Code Definitions





Please contact your local Cypress sales representative for availability of these parts.



Package Diagrams








Page 11 of 14



Package Diagrams (continued)





Acronyms

Acronym	Description
CE	chip enable
CMOS	Complementary metal oxide semiconductor
I/O	Input/output
OE	output enable
SRAM	Static random access memory
SOJ	Small Outline J-Lead
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array

Document Conventions

Units of Measure

Symbol	Unit of Measure	
ns	nano seconds	
V	Volts	
μA	micro Amperes	
mA	milli Amperes	
mV	milli Volts	
mW	milli Watts	
MHz	Mega Hertz	
pF	pico Farad	
C	degree Celcius	
W	Watts	



Document History Page

Document Title: CY7C109D/CY7C1009D, 1-Mbit (128 K × 8) Static RAM Document Number: 38-05468					
Revision	ECN	Submission Date	Orig. of Change	Description of Change	
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP	
*A	233722	See ECN	RKF	DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in Ordering Information	
*В	262950	See ECN	RKF	Added Data Retention Characteristics table Added T _{power} Spec in Switching Characteristics Table Shaded Ordering Information	
*C	See ECN	See ECN	RKF	Reduced Speed bins to -10 and -12 ns	
*D	560995	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added I_{CC} values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from V_{CC} +2 V to V_{CC} +1 V in footnote #3	
*E	802877	See ECN	VKN	Changed I _{CC} spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz	
*F	3104943	12/08/2010	AJU	Added Ordering Code Definitions. Updated Package Diagrams.	
*G	3220123	04/08/2011	PRAS	Updated template and styles as per current Cypress standards. Added Acronyms and units of measure. Updated package diagrams: 51-85033 to *D 51-85056 to *F	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05468 Rev. *G

Revised April 15, 2011

Page 14 of 14

All products and company names mentioned in this document may be the trademarks of their respective holders.