

8 K × 8 Dual-port Static RAM with SEM, INT, BUSY

Features


- True dual-ported memory cells that enable simultaneous reads of the same memory location
- 8 K × 8 organization (CY7C144E)
- 0.35-micron CMOS for optimum speed and power
- High-speed access: 15 ns
- Low operating power: I_{CC} = 180 mA (typical), standby ISB3 = 0.05 mA (typical)
- Fully asynchronous operation
- Automatic power-down
- TTL compatible
- Master / slave select pin enables bus width expansion to 16-bits or more
- Busy arbitration scheme provided
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Available in 68-pin PLCC and 64-pin TQFP
- Pb-free packages available

Functional Description

The CY7C144E is a high speed CMOS 8 K × 8 dual port static RAM. Various arbitration schemes are included on the CY7C144E to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C144E can be used as a standalone 64-Kbit dual-port static RAM or multiple devices can be combined in order to function as a 16-bit or wider master / slave dual-port static RAM. An M/S pin is provided for implementing 16-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor / multiprocessor designs, communications status buffering, and dual-port video / graphics memory.

Each port has independent control pins: chip enable ($\overline{\text{CE}}$), read or write enable ($\overline{\text{R/W}}$), and output enable ($\overline{\text{OE}}$). Two flags, BUSY and INT, are provided on each port. BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag ($\overline{\text{INT}}$) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip enable ($\overline{\text{CE}}$) pin or $\overline{\text{SEM}}$ pin.

Logic Block Diagram



Note<u>s</u>

- 1. BUSY is an output in master mode and an input in slave mode.
- 2. Interrupt: push-pull output and requires no pull-up resistor.



Contents

Pin Configuration	3
Architecture	
Functional Description	
Write Operation	4
Read Operation	
Interrupts	
Busy	
Master/Slave	5
Semaphore Operation	5
Maximum Ratings	7
Operating Range	7
Electrical Characteristics	7
Capacitance	8

Switching Characteristics	8
Switching Waveforms	11
Ordering Code Definitions	18
Package Diagrams	
Acronyms	21
Reference Documents	21
Document Conventions	21
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	22
PSoC Solutions	22



Table 1. Selection Guide

Description	7C144E-15	7C144E-25	7C144E-55	Unit
Maximum access time	15	25	55	ns
Typical operating current	190	180	180	mA
Typical Standby Current for ISB1 (both ports TTL level)	50	45	45	mA
Typical Standby Current for ISB3 (both ports CMOS level)	0.05	0.05	0.05	mA

Pin Configuration

Figure 1. 68-pin PLCC (Top View)

00 10 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 ا IO 2L A_{5L} 60 \$ IO 3L 7 11 IO 4L 7 12 IO 5L 7 13 A4L 59 A3L 57 A₂L 56 **(** A1L A_{0L} INTL 55 € BUSY 53**<** CY7C144E GND: 52€ GND IO_{0R} M/S 51 **C** 10 _{1R} > ₂₀ BUSYR 50 **2** IO 2R 21 VCC 22 49 € INTR A₀R IO 3R > 23 IO 4R > 24 IO 5R > 25 IO 6R > 26 A1R A2R A_{3R} 45€ 2728 29 30 3132 33 34 35 36 37 38 39 40 41

Figure 2. 64-pin TQFP (Top View)






Table 2. Pin Definitions

Left Port	Right Port	Description
I/O _{0L-7L}	I/O _{0R-7R}	Data bus I/O
A _{0L-12L}	A _{0R-12R}	Address lines
CE _L	CE _R	Chip enable
OE _L	OE _R	Output enable
R/W _L	R/W _R	Read / write enable
SEM _L	SEM _R	Semaphore enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The I/O_0 pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.
INT _L	INT _R	Interrupt Flag. INT _L is set when right port writes location 1FFE and is cleared when left port reads location 1FFE. INT _R is set when left port writes location 1FFF ^[4] and is cleared when right port reads location 1FFF ^[4] .
BUSY _L	BUSY _R	Busy flag
M/S		Master or slave select
V_{CC}		Power
GND		Ground

Architecture

The CY7C144E consists of a an array of 8 K words of 8 bits each of dual-port RAM cells, I/O, address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads / writes to any location in memory. To handle simultaneous writes or reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be used for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the CY7C144E can function as a Master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The CY7C144E has an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

Functional Description

Write Operation

Data \underline{m} ust be set up for a duration of t_{SD} before the rising edge of R / W to gu<u>ara</u>ntee a valid write. A write operation is controlled by either the OE pin (see Figure 7 on page 12) or the R / W pin (see Figure 8 on page 12). Data can be written to the device t_{HZOE} after the OE is deasserted or t_{HZWE} after the falling edge of R / W. Required inputs for non-contention operations are summarized in Table 3 on page 5.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output; otherwise the

data read is not deterministic. Data will be valid on the port t_{DDD} after the data is presented on the other port.

Read Operation

<u>Wh</u>en reading the device, the user must <u>assert</u> both the <u>OE</u> and CE pins. Data will be available t_{ACE} after CE or t_{DOE} after OE are asserted. If the user of the <u>CY7</u>C144E wishes to access a sem<u>ap</u>hore flag, then the <u>SEM</u> pin must be asserted instead of the <u>CE</u> pin.

Interrupts

The interrupt flag ($\overline{\text{INT}}$) permits communications between ports. When the left port writes to location 1FFF, the right port's interrupt flag ($\overline{\text{INT}}_R$) is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag ($\overline{\text{INT}}_L$) is accomplished when the right port writes to location 1FFE. This flag is cleared when the left port reads the specified location 1FFE. The message at 1FFF or 1FFE is user-defined. See Table 4 on page 6 for input requirements for $\overline{\text{INT}}_L$ $\overline{\text{INT}}_R$ and $\overline{\text{INT}}_L$ are push-pull outputs and do not require pull-up resistors to operate.

Busy

The CY7C144E provides on-chip arbitration to alleviate simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within t_{PS} of each other the Busy logic determines which port has access. If t_{PS} is violated, one port will definitely gain permission to the location, but it is not guaranteed which one. BUSY will be asserted t_{BLA}

Notes

- 3. This pin is NC.
- 4. 8K x 8 (CY7C144E): 1FFE(left port) and 1FFF(right port)



Master/Slave

An M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This enables the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the BUSY input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented a HIGH input, the M/S pin allows the device to be used as a master and therefore the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

Semaphore Operation

The CY7C144E provides eight semaphore latches which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a 0 to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value is available t_{SWRD} + t_{DOE} after the rising edge of the semaphore write. If the left port was successful (reads a 0), it assumes control over the shared resource, otherwise (reads a 1) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a 1), the left side will succeed in gaining control of the semaphore. If the left side

no longer requires the semaphore, a 1 is written to cancel its request.

Semaphores are accessed by asserting $\overline{\text{SEM}}$ LOW. The $\overline{\text{SEM}}$ pin functions as a chip enable for the semaphore latches ($\overline{\text{CE}}$ must remain HIGH during $\overline{\text{SEM}}$ LOW). A₀₋₂ represents the semaphore address. $\overline{\text{OE}}$ and R/W are used in the same manner as a normal memory access.When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O_0 is used. If a 0 is written to the left port of an unused semaphore, a 1 appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing 0 (the left port in this case). If the left port now relinquishes control by writing a 1 to the semaphore, the semaphore will be set to 1 for both sides. However, if the right port had requested the semaphore (written a 0) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 5 on page 6 shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $t_{\rm SPS}$ of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore. Initialization of the semaphore is not automatic and must be reset during initialization program at power-up. All Semaphores on both sides should have a one written into them at initialization from both sides to assure that they are free when needed.

Table 3. Non-Contending Read/Write

	In	puts		Outputs	Operation
CE	R/W	OE	SEM	I/O ₀₋₇	Operation Operation
Н	Х	Х	Н	High Z	Power-down
Н	Н	L	L	Data out	Read data in semaphore
Х	Х	Н	X	High Z	I/O lines disabled
Н		Х	L	Data in	Write to semaphore
L	Н	L	Н	Data out	Read
L	L	Х	Н	Data in	Write
L	Х	Х	L		Illegal condition



Table 4. Interrupt Operation Example (assumes $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH}$)

Function		Left Port						Ri	ght Port	
	R/W	CE	OE	A ₀₋₁₂ (CY7C144E)	INT	R/W	CE	OE	A ₀₋₁₂ (CY7C144E)	INT
Set left INT	Х	Х	Х	Х	L	L	L	Х	1FFE	Х
Reset left INT	Х	L	L	1FFE	Н	Х	L	L	Х	Х
Set right INT	L	L	Х	1FFF	Х	Х	Х	Х	Х	L
Reset right INT	Х	Х	Х	Х	Х	Х	L	L	1FFF	Н

Table 5. Semaphore Operation Example

Function	I/O ₀₋₇ Left	I/O ₀₋₇ Right	Status
No action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore



Maximum Ratings

Exceeding maximum ratings may shorten t device. User guidelines are not tested. [5]	he useful life of the
Storage temperature	-65 °C to +150 °C
Ambient temperature with power applied	-55 °C to +125 °C
Supply voltage to ground potential	0.3 V to +7.0 V
DC voltage applied to outputs in High Z state	–0.5 V to +7.0 V
DC input voltage ^[6]	0.5 V to +7.0 V
Output current into outputs (LOW)	20 mA

Static discharge voltage	>2001 V
(per MIL-STD-883, Method 3015)	
Latch-up current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0 °C to +70 °C	5 V ± 10%		
Industrial	–40 °C to +85 °C	5 V ± 10%		

Electrical Characteristics

Over the operating range

D	D	Test Conditions		7C144E-15			7C144E-25			7C144E-55			1114
Parameter	Description			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{OH}	Output HIGH voltage	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.4	-	_	2.4	_	-	2.4	_		V
V _{OL}	Output LOW voltage	V _{CC} = Min, I _{OL} = 4.0 mA		-	-	0.4	_	_	0.4	_	_	0.4	V
V _{IH}	Input HIGH voltage			2.2	-	_	2.2	_	-	2.2	_		V
V _{IL}	Input LOW voltage			_	_	0.8	_	_	0.8	_	_	0.8	V
I _{IX}	Input leakage current	$GND \leq V_I \leq V_CC$		-10	_	+10	-10	_	+10	-10	_	+10	μА
l _{oz}	Output leakage current	Outputs disabled, GND < V	Outputs disabled, GND ≤ V _O ≤ V _{CC}		_	+10	-10	_	+10	-10	_	+10	μА
I _{CC}	Operating current	V _{CC} = Max, I _{OUT} = 0 mA Outputs disabled	Com'l	_	190	280	_	180	275	_	180	275	mA
			Ind	_	215	305	_	215	305	_	215	305	
I _{SB1}	Standby current	\overline{CE}_L and $\overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[7]}$	Com'l	_	50	70	_	45	65	_	45	65	mA
	(Both ports TTL levels)	ports IIL levels) $f = f_{MAX}^{I'I}$	Ind	_	65	95	_	65	95	_	65	95	
I _{SB2}	Standby current	\overline{CE}_L or $\overline{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[7]}$	Com'l	_	120	180	_	110	160	_	110	160	mA
	(One port TTL level)	$t = t_{MAX}^{I/J}$	Ind	_	135	205	_	135	205	_	135	205	
I _{SB3}	Standby current	Both ports	Com'l	-	0.05	0.5	_	0.05	0.5	_	0.05	0.5	mA
	(Both ports CMOS levels)	CE and $CE_R \ge V_{CC} - 0.2 \text{ V}, V_{IN} \ge V_{CC} - 0.2 \text{ V}, or V_{IN} \le 0.2 \text{ V}, f = 0^{[7]}$	Ind	-	0.05	0.5	-	0.05	0.5	-	0.05	0.5	
I _{SB4}	Standby current	One port	Com'l	-	110	160	_	100	140	_	100	140	mA
	(One port CMOS level)	$\begin{array}{l} \underline{SIC} \text{ por } CE_R \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V or} \\ V_{IN} \leq 0.2 \text{ V, Active} \\ \text{Port outputs, } f = f_{MAX}^{[7]} \end{array}$	Ind	_	125	175	_	125	175	_	125	175	

- The voltage on any input or I/O pin cannot exceed the power pin during power-up.
 Pulse width < 20 ns.
 f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_{RC} (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3}.




Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	10	pF
C _{OUT}	Output capacitance	V _{CC} = 5.0 V	10	pF

Figure 3. AC Test Loads and Waveforms





Switching Characteristics

Over the operating range^[8]

Parameter.	Description	7C144E-15 7C144		E-25 7C14		4E-55	l lmi4	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
READ CYCLE								
t _{RC}	Read cycle time		_	25	_	55	_	ns
t _{AA}	Address to data valid	-	15	_	25	_	55	ns
t _{OHA}	Output hold from address change	3	_	3	_	3	_	ns
t _{ACE}	CE LOW to data valid	_	15	_	25	_	55	ns
t _{DOE}	OE LOW to data valid	_	10	_	15	_	25	ns
t _{LZOE} [9, 10]	OE Low to Low Z	3	_	3	_	3	_	ns
t _{HZOE} ^[9, 10]	OE HIGH to High Z	_	10	_	15	_	25	ns
t _{LZCE} ^[9, 10]	TO CE LOW to Low Z		_	3	_	3	_	ns
t _{HZCE} ^[9, 10]	CE HIGH to High Z		10	_	15	_	25	ns
t _{PU} ^[10]	CE LOW to power-up	0	_	0	_	0	_	ns
t _{PD} ^[10]	CE HIGH to power-down		15	_	25	_	55	ns
WRITE CYCLE								
t _{WC}	Write cycle time	15	_	25	_	55	_	ns
t _{SCE}	CE LOW to write end	12	_	20	_	45	_	ns
t _{AW}	Address setup to write end	12	_	20	_	45	_	ns
t _{HA}	Address hold from write end	0	_	2	_	2	_	ns
t _{SA}	Address setup to write start	0	_	0	_	0	_	ns
t _{PWE}	Write pulse width		_	20	_	40	_	ns
t _{SD}	Data setup to write end		_	15	_	25	_	ns
t _{HD}	Data hold from write end	0	_	0	_	0	_	ns
t _{HZWE} ^[10]	R/W LOW to High Z	_	10	_	15	_	25	ns
t _{LZWE} ^[10]	R/W HIGH to Low Z		_	3	_	3	_	ns
t _{WDD} ^[11]	Write pulse to data delay	_	30	_	50	_	70	ns
t _{DDD} ^[11]	Write data valid to read data valid	_	25	_	30	_	40	ns

^{8.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OI}/I_{OH} and 30-pF load capacitance.

At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZCE}.
 Test conditions used are Load 3. This parameter is guaranteed but not tested.
 For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.



Switching Characteristics (continued)

Over the operating range^[8]

	Description	7C144E-15		7C144E-25		7C144E-55		11	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit	
BUSY TIMING[BUSY TIMING ^[12]								
t _{BLA}	BUSY LOW from address match	_	15	_	20	_	30	ns	
t _{BHA}	BUSY HIGH from address mismatch	_	15	_	20	_	30	ns	
t _{BLC}	BUSY LOW from CE LOW	_	15	_	20	_	30	ns	
t _{BHC}	BUSY HIGH from CE HIGH	_	15	_	20	_	30	ns	
t _{PS}	Port setup for priority	5	_	5	_	5	_	ns	
t _{WB}	R/W LOW after BUSY LOW	0	_	0	_	0	_	ns	
t _{WH}	R/W HIGH after BUSY HIGH	13	_	20	_	30	_	ns	
t _{BDD}	BUSY HIGH to data valid ^[13]	_	15	_	25	_	55	ns	
INTERRUPT TI	MING ^[12]								
t _{INS}	INT Set time	_	15	_	25	_	35	ns	
t _{INR}	INT Reset time	_	15	_	25	_	35	ns	
SEMAPHORE TIMING									
t _{SOP}	SEm flag update pulse (OE or SEM)	10	_	10	_	20	_	ns	
t _{SWRD}	SEm flag write to read time	5	_	5	_	5	_	ns	
t _{SPS}	SEm flag contention window	5	_	5	-	5	_	ns	
t _{SAA}	SEM Address Access Time	-	15	_	20	_	20		

Note 12. Test conditions used are Load 2. 13. t_{BDD} is a calculated parameter and is the greater of $t_{WDD} - t_{PWE}$ (actual) or $t_{DDD} - t_{SD}$ (actual).



Switching Waveforms

Figure 4. Read Cycle No. 1 (Either Port Address Access)[14, 15]




Figure 5. Read Cycle No. 2 (Either Port CE/OE Access)[14, 16, 17]





Figure 6. Read Timing with Port-to-port Delay $(M/\overline{S} = L)^{[18, 19]}$



- 14. R/W is HIGH for read cycle.

 15. Device is continuously selected $\overline{CE} = LOW$ and $\overline{OE} = LOW$. This waveform cannot be used for semaphore reads.

 16. Address valid prior to or coincident with \overline{CE} transition LOW.

 17. $\overline{CE_1} = L$, $\overline{SEM} = H$ when accessing RAM. $\overline{CE} = H$, $\overline{SEM} = L$ when accessing semaphores.

 18. $\overline{BUSY} = \overline{HIGH}$ for the writing port.

 19. $\overline{CE_2} = \overline{CE_R} = LOW$.



Figure 7. Write Cycle No. 1: OE Three-state Data I/Os (Either Port)[20, 21, 22]





Figure 8. Write Cycle No. 2: R/W Three-state Data I/Os (Either Port)[20, 22, 23]



^{20.} The internal write time of the memory is defined by the overlap of CE or SEM LOW and R/W LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

21. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or (t_{HZWE} + t_{SD}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD}. If OE is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified t_{PWE}.

22. R/W must be HIGH during all address transitions.

^{23.} Data I/O pins enter high impedance when \overline{OE} is held LOW during write.



Figure 9. Semaphore Read After Write Timing, Either Side^[24]





Figure 10. Semaphore Contention [25, 26, 27]



Notes

24. CE = HIGH for the duration of the above timing (both write and read cycle).

25. I/O_{DR} = I/O_{DL} = LOW (request semaphore); CE_R = CE_L = HIGH

26. Semaphores are reset (available to both ports) at cycle start.

27. If t_{SPS} is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



Figure 11. Read with $\overline{\rm BUSY}$ (M/S = HIGH)^[19]




Figure 12. Write Timing with Busy Input ($M/\overline{S} = LOW$)






Figure 13. Busy Timing Diagram No. 1 ($\overline{\text{CE}}$ Arbitration)[28]





Figure 14. Busy Timing Diagram No. 2 (Address Arbitration)^[28]

Left Address Valid First:




Note

28. If t_{PS} is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.



Figure 15. Interrupt Timing Diagrams




Notes

^{29.} t_{HA} depends on which enable pin $(\overline{CE}_L \text{ or } \overline{R/W}_L)$ is deasserted first. 30. t_{INS} or t_{INR} depends on which enable pin $(\overline{CE}_L \text{ or } \overline{R/W}_L)$ is asserted last. 31. 8 K × 8 (CY7C144E): 1FFE(left port) and 1FFF(right port).



Figure 16. Typical DC and AC Characteristics






Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C144E-15AXC	51-85046	64-pin TQFP (Pb-free)	Commercial
	CY7C144E-15JXI	51-85005	68-pin plastic leaded chip carrier (Pb-free)	Industrial
	CY7C144E-15AXI	51-85046	64-pin TQFP (Pb-free)	Industrial
25	CY7C144E-25AXC	51-85046	64-pin Thin Quad Flat Pack (Pb-free)	Commercial
55	CY7C144E-55AXC	51-85046	64-pin TQFP (Pb-free)	Commercial
	CY7C144E-55JXC	51-85005	68-pin plastic leaded chip carrier (Pb-free)	Commercial


Ordering Code Definitions





Package Diagrams


Figure 17. 64-pin Thin Plastic Quad Flat Pack (14 × 14 × 1.4 mm)





Package Diagrams (continued)

Figure 18. 68-pin Plastic Leaded Chip Carrier





Acronyms

Table 6. Acronyms Used

Acronym	Description				
CMOS	complementary metal oxide semiconductor				
CE	chip enable				
I/O	input/output				
ŌĒ	output enable				
SRAM	static random access memory				
TSOP	thin small outline package				
WE	write enable				

Reference Documents

CY7C144, CY7C145 8K \times 8/9 Dual-Port Static RAM with SEM, INT, BUSY (38-06034)

Document Conventions

Units of Measure

Table 7. Units of Measure

Symbol	Unit of Measure
ns	nano second
V	volt
μA	micro ampere
mA	milli ampere
pF	pico Farad
°C	degree Celsius
W	watt



Document History Page

Document Title: CY7C144E 8 K × 8 Dual-port Static RAM with SEM, INT, BUSY Document Number: 001-63982					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	3038037	ADMU	09/24/10	New data sheet	
*A	3395887	ADMU	10/05/11	Changed status from Preliminary to Final. Removed CY7C138E and related information.	
*B	3403147	ADMU	10/12/2011	No technical updates.	

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-63982 Rev. *B

Revised October 12, 2011

Page 22 of 22