Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MC9RS08KA8 Rev. 4, 6/2009

MC9RS08KA8

MC9RS08KA8 Series Covers: MC9RS08KA8

MC9RS08KA4

Features:

- 8-Bit RS08 Central Processor Unit (CPU)
 - Up to 20 MHz CPU at 1.8 V to 5.5 V across temperature range of -40°C to 85°C
 - Subset of HC08 instruction set with added BGND instruction
- On-Chip Memory
 - 8 KB flash read/program/erase over full operating voltage and temperature; KA4 has 4 KB flash
 - 254 byte random-access memory (RAM); KA4 has 126 byte RAM
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- · Power-Saving Modes
 - Wait and stop
 - Wakeup from power-saving modes using real-time interrupt (RTI), KBI, or ACMP
- Clock Source Options
 - Oscillator (XOSC) Loop-Control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 1 MHz to 5 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies up to 10 MHz
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-Voltage detection with reset or interrupt
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash block protection
- Development Support

20-Pin W-SOIC Case 751D

20-Pin PDIP Case 738C

16-Pin TSSOP

Case 948F



16-Pin PDIP Case 648

16-Pin W-SOIC

Case 751G

- Single-Wire background debug interface
- Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- Peripherals
 - ADC 12-channel, 10-bit resolution; 2.5 μs conversion time; automatic compare function; operation in stop; fully functional from 2.7 V to 5.5 V (8-channels available on 16-pin package)
 - TPM One 2-channel; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
 - IIC Inter-Integrated circuit bus module capable of operation up to 100 kbps with maximum bus loading; capable of higher baudrates with reduced loading
 - MTIM1 and MTIM2 Two 8-bit modulo timers
 - KBI Keyboard interrupts with rising or falling edge detect; eight KBI ports in 16-pin and 20-pin packages
 - ACMP Analog comparator: full rail-to-rail supply operation; option to compare to fixed internal bandgap reference voltage; can operate in stop mode
- Input/Output
 - 14/18 GPIOs including one output only pin and one input only pin
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- · Package Options
 - 16-pin SOIC, PDIP or TSSOP
 - 20-pin SOIC or PDIP

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2008-2009. All rights reserved.



Table of Contents

1	MCU	Block Diagram				
2	Pin A	Pin Assignments				
3	Electr	rical Characteristics				
	3.1	Introduction				
	3.2	Parameter Classification				
	3.3	Absolute Maximum Ratings6				
	3.4	Thermal Characteristics				
	3.5	ESD Protection and Latch-Up Immunity7				
	3.6	DC Characteristics				
	3.7	Supply Current Characteristics				
	3.8	External Oscillator (XOSC) Characteristics				

	3.9	AC Characteristics 18 3.9.1 Control Timing 19 3.9.2 TPM/MTIM Module Timing 20
	3.10	Analog Comparator (ACMP) Electrical
	3.11	Internal Clock Source Characteristics
	3.12	ADC Characteristics
	3.13	Flash Specifications
4	Orde	ring Information
5	Mech	nanical Drawings

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes	
1	1/22/2008	Initial public release	
2	10/7/2008	Updated Figure 4 and Figure 10. Updated "How to Reach Us" information. Added 16-pin TSSOP package information.	
3	11/4/2008	Updated operating voltage in Table 7.	
4	6/11/2009	Added output voltage of high drive at 5 V, $I_{load} = 10$ mA in the Table 7.	

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9RS08KA8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9RS08KA8 MCU.




Figure 1. MC9RS08KA8 Series Block Diagram

2 Pin Assignments

This section shows the pin assignments in the packages available for the MC9RS08KA8 series.


Pin Assignments

Pin Number		< Lowest Priority > Highest				
20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	PTA5		TCLK	RESET	V _{PP}
2	2	PTA4	ACMPO	BKGD	MS	
3	3					V _{DD}
4	4					V _{SS}
5	5	PTB7	SCL ¹			EXTAL
6	6	PTB6	SDA ¹			XTAL
7	7	PTB5	TPMCH1 ²			
8	8	PTB4	TPMCH0 ²			
9	_	PTC3			ADP11	
10	_	PTC2			ADP10	
11	_	PTC1			ADP9	
12	_	PTC0			ADP8	
13	9	PTB3	KBIP7		ADP7	
14	10	PTB2	KBIP6		ADP6	
15	11	PTB1	KBIP5		ADP5	
16	12	PTB0	KBIP4		ADP4	
17	13	PTA3	KBIP3	SCL ¹	ADP3	
18	14	PTA2	KBIP2	SDA ¹	ADP2	
19	15	PTA1	KBIP1	TPMCH1 ²	ADP1	ACMP-
20	16	PTA0	KBIP0	TPMCH0 ²	ADP0	ACMP+

 Table 1. Pin Availability by Package Pin-Count

¹ IIC pins can be remapped to PTA3 and PTA2

² TPM pins can be remapped to PTA0 and PTA1








Figure 3. MC9RS08KA8 Series in 16-Pin PDIP/SOIC/TSSOP Package

3 Electrical Characteristics

3.1 Introduction

This chapter contains electrical and timing specifications for the MC9RS08KA8 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Cla	ssifications
------------------------	--------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this chapter.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to 5.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	±25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

Table 3. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except the $\overline{\text{RESET}}/V_{PP}$ pin which is internally clamped to V_{SS} only.

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external VDD load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H –40 to 85	°C
Maximum junction temperature	T _{JMAX}	105	°C
Thermal resistance 16-pin PDIP	θ_{JA}	80	°C/W
Thermal resistance 16-pin SOIC	θ_{JA}	112	°C/W

Rating	Symbol	Value	Unit
Thermal resistance 16-pin TSSOP	θ_{JA}	75	°C/W
Thermal resistance 20-pin PDIP	θ_{JA}	75	°C/W
Thermal resistance 20-pin SOIC	θ_{JA}	96	°C/W

Table 4. Thermal Characteristics (continued)

The average chip-junction temperature (TJ) in °C can be obtained from:

where:

 T_A = Ambient temperature, °C

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C /W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$, Watts chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between PD and TJ (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations 1 and 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
Douy	Number of pulses per pin	—	3	—
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	_
Latab up	Minimum input voltage limit	—	-2.5	V
Latch-up	Maximum input voltage limit	—	7.5	V

Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics
--

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	_	V
2	Machine model (MM)	V _{MM}	±200		V
3	Charge device model (CDM)	V _{CDM}	±500	_	V
4	Latch-up current at $T_A = 85^{\circ}C$ (applies to all pins except pin 9 PTC3/ADP11)	I _{LAT}	±100 ²	_	mA
	Latch-up current at T _A = 85°C (applies to pin 9 PTC3/ADP11)	I _{LAT}	±75 ³	_	mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

 $^2~$ These pins meet JESD78A Class II (section 1.2) Level A (section 1.3) requirement of $\pm 100 m A.$

³ This pin meets JESD78A Class II (section 1.2) Level B (section 1.3) characterization to ±75mA. This pin is only present on 20 pin package types.

3.6 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Parameter	Symbol	Min	Typical	Max	Unit
Supply voltage (run, wait and stop modes.) $0 < f_{Bus} < 10 MHz$ $$V_{DD}$ rising V_{DD} falling V_{D	V _{DD}	2.0 1.8	_	5.5	V
Minimum RAM retention supply voltage applied to V_{DD}	V _{RAM}	0.8 ¹	_	—	V
Low-voltage Detection threshold (V _{DD} falling) (V _{DD} rising)	V _{LVD}	1.80 1.88	1.86 1.94	1.95 2.03	V
Power on RESET (POR) voltage	V _{POR} ¹	0.9	—	1.7	V

Parameter	Symbol	Min	Typical	Мах	Unit
Input high voltage (V _{DD} > 2.3V) (all digital inputs)	V _{IH}	$0.70 \times V_{DD}$	—	—	V
Input high voltage (1.8 V \leq V _{DD} \leq 2.3 V) (all digital inputs)	V _{IH}	$0.85 \times V_{DD}$	—	—	V
Input low voltage (V _{DD} > 2.3 V) (all digital inputs)	V _{IL}	—	—	$0.30 \times V_{DD}$	V
Input low voltage (1.8 V \leq V _{DD} \leq 2.3 V) (all digital inputs)	V _{IL}	—	_	$0.30 \times V_{DD}$	V
Input hysteresis (all digital inputs)	V _{hys} 1	$0.06 \times V_{DD}$	—	—	V
Input leakage current (per pin) $V_{In} = V_{DD}$ or V_{SS} , all input only pins	llinl	—	0.025	1.0	μA
High impedance (off-state) leakage current (per pin) $V_{In} = V_{DD}$ or V_{SS} , all input/output	llozl	—	0.025	1.0	μA
Internal pullup resistors ² (all port pins)	R _{PU}	20	45	65	kΩ
Internal pulldown resistors ² (all port pins except PTA5)	R _{PD}	20	45	65	kΩ
PTA5 Internal pulldown resistor	—	45	—	95	kΩ
Output high voltage — Low Drive (PTxDSn = 0) 5 V, I _{Load} = 2 mA 3 V, I _{Load} = 1 mA 1.8 V, I _{Load} = 0.5 mA		V _{DD} – 0.8	—	 	
Output high voltage — High Drive (PTxDSn = 1) 5 V, I_{Load} = 10 mA 5 V, I_{Load} = 5 mA 3 V, I_{Load} = 3 mA 1.8 V, I_{Load} = 2 mA	V _{OH}	V _{DD} – 0.8		 	V
Maximum total IOH for all port pins	I _{ОНТ}	—	—	40	mA
Output low voltage — Low Drive (PTxDSn = 0) 5 V, $I_{Load} = 2 \text{ mA}$ 3 V, $I_{Load} = 1 \text{ mA}$ 1.8 V, $I_{Load} = 0.5 \text{ mA}$			_ _ _	0.8	
Output low voltage — High Drive (PTxDSn = 1) 5 V, I_{Load} = 10 mA 5 V, I_{Load} = 5 mA 3 V, I_{Load} = 3 mA 1.8 V, I_{Load} = 2 mA	V _{OL}	 	 	0.8	V
Maximum total Io∟ for all port pins	I _{OLT}	—	_	40	mA
DC injection current ^{3, 4, 5,6} V _{In} < V _{SS} , V _{In} > V _{DD} Single pin limit Total MCU limit, includes sum of all stressed pins				0.2 0.8	mA
Input capacitance (all non-supply pins)	C _{In}	_	—	7	pF

¹ This parameter is characterized and not tested on each device.

² Measurement condition for pull resistors: $V_{In} = V_{SS}$ for pullup and $V_{In} = V_{DD}$ for pulldown.

³ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except the RESET/V_{PP} which is internally clamped to V_{SS} only.

⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁵ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁶ This parameter is characterized and not tested on each device.




Figure 4. Typical I_{OH} vs. V_{DD} – V_{OH} V_{DD} = 5.5 V (High Drive)




Figure 5. Typical I_{OH} vs. V_{DD}–V_{OH} V_{DD} = 5.5 V (Low Drive)




Figure 6. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 3 V (High Drive)




Figure 7. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 3 V (Low Drive)




Figure 8. Typical I_{OH} vs. V_{DD} - V_{OH} V_{DD} = 1.8 V (High Drive)




Figure 9. Typical I_{OH} vs. V_{DD}–V_{OH} V_{DD} = 1.8 V (Low Drive)




Figure 10. Typical I_{OL} vs. V_{DD}–V_{OL} V_{DD} = 5.5 V (High Drive)




Figure 11. Typical I_{OL} vs. V_{DD}–V_{OL} V_{DD} = 5.5 V (Low Drive)




Figure 12. Typical I_{OL} vs. V_{DD} – V_{OL} V_{DD} = 3 V (High Drive)




Figure 13. Typical I_{OL} vs. V_{DD} – V_{OL} V_{DD} = 3 V (Low Drive)




Figure 14. Typical I_{OL} vs. V_{DD}–V_{OL} V_{DD} = 1.8 V (High Drive)




Figure 15. Typical I_{OL} vs. V_{DD}–V_{OL} V_{DD} = 1.8 V (Low Drive)

3.7 Supply Current Characteristics

Table 8.	Supply	Current	Characteristics
----------	--------	---------	-----------------

Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Temp. (°C)
		5	2.4 mA	5 mA	25 85
Run supply current ³ measured at (f _{Bus} = 10 MHz)	RI _{DD10}	3	2.4 mA	_	25 85
		1.80	1.7 mA		25 85

Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Temp. (°C)
		5	0.42 mA	2 mA	25 85
Run supply current ³ measured at (f _{Bus} = 1.25 MHz)	RI _{DD1}	3	0.42 mA	_	25 85
		1.80	0.3 mA	_	25 85
		5	2.4 μA	5 μΑ 8 μΑ	25 85
Stop mode supply current	SI _{DD}	3	2 μΑ		25 85
		1.80	1.5 μA		25 85
		5	128 μA	150 μΑ 165 μΑ	25 85
ADC adder from stop ⁴	_	3	121 μA	_	25 85
		1.80	79 μA		25 85
	_	5	21 μA	22 μA	25 85
ACMP adder from stop (ACME = 1)		3	18.5 μA	_	25 85
		1.80	17.5 μA		25 85
		5	2.4 μA	2 μΑ	25 85
RTI adder from stop with 1 kHz clock source enabled ⁵	_	3	1.9 μA		25 85
		1.80	1.5 μA		25 85
		5	2.1 μA	2 μΑ	25 85
RTI adder from stop with 1 MHz external clock source reference	_	3	1.6 μA		25 85
enabled		1.80	1.2 μA		25 85
		5	70 μΑ	80 µA	25 85
LVI adder from stop (LVDE=1 and LVDSE=1)	_	3	65 μΑ		25 85
		1.80	60 μA		25 85

Table 8. Supply Current Characteristics (continued)

¹ Typicals are measured at 25°C.

 2 Maximum value is measured at the nominal V_{DD} voltage times 10% tolerance. Values given here are preliminary estimates prior to completing characterization.

³ Not include any DC loads on port pins.
⁴ Required asynchronous ADC clock and LVD to be enabled.

⁵ Most customers are expected to find that auto-wakeup from stop can be used instead of the higher current wait mode. Wait mode typical is 1.3 mA at 3 V and 1 mA at 2 V with $f_{Bus} = 1$ MHz.




Figure 16. Typical Run I_{DD} vs. V_{DD} for FEI Mode

3.8 External Oscillator (XOSC) Characteristics

Table 9. Oscillator Electrical Specifications (Temperature Range = -40 to 125°C Ambient)


Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1, HGO = 1) FBELP mode High range (RANGE = 1, HGO = 0) FBELP mode	f _{lo} f _{hi} f _{hi-hgo} f _{hi-lp}	32 1 1 1	 	38.4 5 16 8	kHz MHz MHz MHz
2	D	Load capacitors	C _{1,} C ₂	See crystal or resonator manufacturer's recommendation.			or
3	D	Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R _F	_	10 1	_	MΩ
4	D	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		0 100 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ³ Low range, low gain (RANGE = 0, HGO = 0)			200 400 5 20	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² FBELP mode	f _{extal}	0.03125 0	_	5 40	MHz

¹ Typical data was characterized at 5.0 V, 25 °C or is recommended value.

² The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁴ 4 MHz crystal.



3.9 AC Characteristics

This section describes AC timing characteristics for each peripheral system.

3.9.1 Control Timing

Num	С	Parameter	Symbol	Min	Typical	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	0		10	MHz
2	D	Real time interrupt internal oscillator period	t _{RTI}	700	1000	1300	μS
3	D	External RESET pulse width ¹	t _{extrst}	150	_	—	ns
4	D	KBI pulse width ²	t _{KBIPW}	1.5 t _{cyc}	_	—	ns
5	D	KBI pulse width in stop ¹	t _{KBIPWS}	100	_	—	ns
6	D	Port rise and fall time (load = 50 pF) ³ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		11 35		ns

Table 10. Control Timing

¹ This is the shortest pulse guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

² This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 3 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 85°C.




Figure 17. Reset Timing




Figure 18. KBI Pulse Width

3.9.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TPMext}	DC	f _{Bus} /4	MHz
2	D	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 11. TPM Input Timing




Figure 19. Timer External Clock




Figure 20. Timer Input Capture Pulse

3.10 Analog Comparator (ACMP) Electrical

Table 12. Analog Comparator Electrical Specifications

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	V _{DD}	1.80		5.5	V
2	Р	Supply current (active)	I _{DDAC}	_	20	35	μA
3	D	Analog input voltage ¹	V _{AIN}	V _{SS} – 0.3	—	V _{DD}	V
4	Р	Analog input offset voltage ¹	V _{AIO}	_	20	40	mV
5	С	Analog Comparator hysteresis ¹	V _H	3.0	9.0	15.0	mV
6	С	Analog source impedance ¹	R _{AS}	_	_	10	kΩ
7	Р	Analog input leakage current	I _{ALKG}	—	—	1.0	μA
8	С	Analog Comparator initialization delay	t _{AINIT}	_	_	1.0	μS

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
9	Ρ	Analog Comparator bandgap reference voltage	V_{BG}	1.1	1.208	1.3	V

Table 12. Analog Comparator Electrical Specifications (continued)

¹ These data are characterized but not production tested.

3.11 Internal Clock Source Characteristics

Num С Characteristic Symbol Min Typical¹ Max Unit 1 С Average internal reference frequency - untrimmed 25 31.25 41.66 kHz f_{int ut} 2 Average internal reference frequency - trimmed 31.25 39.06 39.0625 kHz Ρ f_{int t} 3 С DCO output frequency range - untrimmed 12.8 16 21.33 MHz f_{dco ut} 4 Ρ DCO output frequency range - trimmed 16 20 20 MHz f_{dco_t} 5 С Resolution of trimmed DCO output frequency 0.2 %fdco ____ $\Delta f_{dco res t}$ at fixed voltage and temperature 6 С Total deviation of trimmed DCO output frequency 2 %fdco $\Delta f_{dco t}$ over voltage and temperature FLL acquisition time^{2,3} 7 С 1 ms tacquire 8 С Stop recovery time (FLL wakeup to previous acquired frequency) t wakeup μS **IREFSTEN = 0** 100 **IREFSTEN = 1** 86

Table 13. Internal Clock Source Specifications

¹ Data in typical column was characterized at 3.0 V and 5.0 V, 25 °C or is typical recommended value.

² This parameter is characterized and not tested on each device.

³ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBILP) to FLL enabled (FEI, FBI).


3.12 ADC Characteristics

Table 14. 5 Volt 10-bit ADC Operating Conditions

С	Characteristic	Conditions	Symb	Min.	Typical	Max.	Unit
D	Input voltage	—	V _{ADIN}	V_{SS}	—	V_{DD}	V
С	Accuracy	V _{DD} = 2 V	_		8 bit	_	
С	Input capacitance	—	C _{ADIN}	_	4.5	5.5	pF
С	Input resistance	—	R _{ADIN}	_	3	5	kΩ
С	Analog source resistance external to MCU	10 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			5 10	kΩ
		8 bit mode (all valid f _{ADCK})		_	_	10	

С	Characteristic	Conditions	Symb	Min.	Typical	Max.	Unit
D	ADC conversion clock	High Speed (ADLPC=0)	f	0.4	_	8.0	MHz
	frequency	Low Power (ADLPC=1)	TADCK	0.4		8.0	11112





Characteristic	Conditions	С	Symb	Min	Typical ¹	Max	Unit
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1	_	т	I _{DDAD}	_	133	_	μΑ
Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1	_	т	I _{DDAD}	_	218	_	μΑ
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1	_	т	I _{DDAD}	_	327	_	μΑ
Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1	_	С	I _{DDAD}	_	0.582	1	mA

Table 15. 10-bit ADC Characteristics

Characteristic	Conditions	С	Symb	Min	Typical ¹	Max	Unit	
Supply current	Stop, reset, module off	т	I _{DDAD}	—	0.011	1	μA	
ADC asynchronous clock	High speed (ADLPC = 0)		f	—	3.3	—	MHz	
source	Low power (ADLPC = 1)	Т	f _{ADACK}	—	2	—		
Conversion time (including	Short sample (ADLSMP=0)	Р	t _{ADC}	—	20	—	ADCK	
sample time)	Long sample (ADLSMP=1)		"ADC	—	40	—	cycles	
Sample time	Short sample (ADLSMP=0)	Р		—	3.5	—	ADCK	
Sample une	Long sample (ADLSMP=1)		t _{ADS}	—	23.5	—	cycles	
Total unadjusted error		с	_	—	±1	±2.5	LSB ²	
Total unaujusted error	8 bit mode	C E _{TUE}		—	±0.5	±1.0	LOD	
	10 bit mode	Р	DNL	—	±0.5	±1.0	LSB ²	
Differential non-linearity	8 bit mode	Т	DINE	—	±0.3	±0.5	LOD	
	Monotonicity and No-Missing-Codes guaranteed							
Integral non-linearity	10 bit mode	с	INL	_	±0.5	±1.0	LSB ²	
integral non-intearity	8 bit mode			—	±0.3	±0.5	LOD	
Zero-scale error	10 bit mode	Р	E _{ZS}	—	±0.5	±1.5	LSB ²	
	8 bit mode	Т	LZS	—	±0.5	±0.5	LOD	
Full-Scale error	10 bit mode	Р	E	—	±0.5	±1.5	LSB ²	
VADIN = VDDA	8 bit mode	Т	E _{FS}	—	±0.5	±0.5	LOD	
Quantization error	10 bit mode	D	E.	—	—	±0.5	LSB ²	
	8 bit mode		EQ	—	_	±0.5	100	
Input leakage error	10 bit mode	D	E.,	—	±0.2	±2.5	LSB ²	
pad leakage ³ * RAS	8 bit mode		D E _{IL}	—	±0.1	±1	100	

¹ Typical values assume Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

³ Based on input pad leakage current. Refer to pad electrical.

3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory. For detailed information about program/erase operations, see the reference manual.

Table	16.	Flash	Characteristics
-------	-----	-------	------------------------

Characteristic	Symbol	Min	Typical ¹	Max	Unit
Supply voltage for program/erase	V _{DD}	2.7	-	5.5	V

Characteristic	Symbol	Min	Typical ¹	Max	Unit
Program/Erase voltage	V _{PP}	11.8	12	12.2	V
VPP current Program Mass erase	I _{VPP_prog} I _{VPP_erase}	_		200 100	μ Α μ Α
Supply voltage for read operation 0 < fBus < 10 MHz	V _{Read}	1.8	_	5.5	V
Byte program time	t _{prog}	20	—	40	μS
Mass erase time	t _{me}	500	—	_	ms
Cumulative program HV time ²	t _{hv}	_	—	8	ms
Total cumulative HV time (total of tme & thv applied to device)	t _{hv_total}	_	—	2	hours
HVEN to program setup time	t _{pgs}	10	—	_	μS
PGM/MASS to HVEN setup time	t _{nvs}	5	—	_	μS
HVEN hold time for PGM	t _{nvh}	5	—	_	μS
HVEN hold time for MASS	t _{nvh1}	100	—	_	μS
V _{PP} to PGM/MASS setup time	t _{vps}	20	—	_	ns
HVEN to V _{PP} hold time	t _{vph}	20	—	_	ns
V _{PP} rise time ³	t _{vrs}	200	—	_	ns
Recovery time	t _{rcv}	1	—	_	μS
Program/erase endurance TL to TH = -40° C to 85° C	—	1000	—		cycles
Data retention	t _{D_ret}	15	—	_	years

Table 16. Flash Characteristics (continued)

¹ Typicals are measured at 25 °C.

² t_{hv} is the cumulative high voltage programming time to the same row before next erase. Same address can not be programmed more than twice before next erase.

³ Fast V_{PP} rise time may potentially trigger the ESD protection structure, which may result in over current flowing into the pad and cause permanent damage to the pad. External filtering for the V_{PP} power source is recommended. An example V_{PP} filter is shown in Figure 22.






Figure 22. Example V_{PP} Filtering



¹ Next Data applies if programming multiple bytes in a single row, refer to $^{MC9RS08KA8 Series}$ Reference Manual. ² V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.

Figure 23. Flash Program Timing



 1 V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.

Figure 24. Flash Mass Erase Timing


Ordering Information

4 Ordering Information

This section contains ordering numbers for MC9RS08KA8 series devices. See below for an example of the device numbering system.

Device Number	Men	nory	Package			
Device Multiper	Flash	RAM	Туре	Designator	Document No.	
			16 PDIP	PG	98ASB42431B	
	8K bytes	254 bytes	16 W-SOIC	WG	98ASB42567B	
MC9RS08KA8 MC9RS08KA4	4K bytes	126 bytes	16 TSSOP	TG	98ASH70247A	
			20 PDIP	PJ	98ASB42899B	
			20 W-SOIC	WJ	98ASB42343B	







5 Mechanical Drawings

This following pages contain mechanical specifications for MC9RS08KA8 series package options.

- 16-pin PDIP (plastic dual in-line pin)
- 16-pin W-SOIC (wide body small outline integrated circuit)
- 16-pin TSSOP (thin shrink sSmall outline package)
- 20-pin PDIP (plastic dual in-line pin)
- 20-pin W-SOIC (wide body small outline integrated circuit)





© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	L OUTLINE	PRINT VERSION NE	IT TO SCALE	
TITLE:		DOCUMENT NE]: 98ASB42431B	RE∨: T
		CASE NUMBER	2: 648-08	19 MAY 2005
	STANDARD: NE	IN-JEDEC		

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

2. CONTROLLING DIMENSION: INCH.

A DIMENSION TO CENTER OF LEADS WHEN FORMED PARALLEL.

4 dimensions does not include mold flash.

5. ROUNDED CORNERS OPTIONAL.

6. 648-01 THRU -08 OBSOLETE, NEW STANDARD 648-09.

	MILLIM	ETERS	11	NCHES		MILL	IMETERS		INCHES
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	Min	MAX
A	18.80	19.55	0.740	0.770					
В	6.35	6.85	0.250	0.270					
С	3.69	4.44	0.145	0.175					
D	0.39	0.53	0.015	0.021					
F	1.02	1.77	0.040	0.070					
G	2.54	BSC	0.1	00 BSC					
н	1.27	BSC	0.0	50 BSC					
J	0.21	0.38	0.008	0.015					
К	2.80	3.30	0.110	0.130					
L	7.50	7.74	0.295	0.305					
М	0.	10°	0.	10°					
S	0.51	1.01	0.020	0.040					
© FF		ICONDUCTOR, I S RESERVED.	NC.	MECHANICA	L OUT	LINE	PRINT VERS	SION NO	DT TO SCALE
TITLE						Ment nc	:98ASB4243	1 B	REV: T
		16 LD F	PIP		CASE NUMBER: 648-08 19 MAY 200				19 MAY 2005
				STANDARD: NON-JEDEC					

STYLE 1:


PIN 1. CATHODE


- 2. CATHODE
- 3. CATHODE
- 4. CATHODE
- 5. CATHODE
- 6. CATHODE
- 7. CATHODE
- 8. CATHODE
- 9. ANODE
- 10. ANODE
- 11. ANODE
- 12. ANODE
- 13. ANODE
- 14. ANODE
- 15. ANODE
- 16. ANODE


STYLE 2:

- PIN 1. COMMON DRAIN
 - 2. COMMON DRAIN
 - 3. COMMON DRAIN
 - 4. COMMON DRAIN
 - 5. COMMON DRAIN
 - 6. COMMON DRAIN
 - 7. COMMON DRAIN
 - 8. COMMON DRAIN
 - 9. GATE
 - 10. SOURCE
 - 11. GATE
 - 12. SOURCE
 - 13. GATE
 - 14. SOURCE
 - 15. GATE
 - 16. SOURCE

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	: 98ASB42431B	REV: T
16 LD PDIP		CASE NUMBER	2:648-08	19 MAY 2005
		STANDARD: NO	N-JEDEC	









© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	: 98ASB42567B	REV: F
16LD SOIC W/B, 1.27 PITCH Case-outline		CASE NUMBER	2: 751G-04	02 JUN 2005
		STANDARD: JE	DEC MS-013AA	


- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. All Rights reserved.	ECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	: 98ASB42567B	REV: F
16LD SOIC W/B, 1.27 PITCH, Case outline		CASE NUMBER	: 751G-04	02 JUN 2005
	STANDARD: JEDEC MS-013AA			



© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	l outline	PRINT VERSION NO	IT TO SCALE
TITLE:	DOCUMENT NE]: 98ASH70247A	RE∨: B	
16 LD TSSOP, PITCH 0.6	CASE NUMBER	R: 948F-01	19 MAY 2005	
	STANDARD: JE	EDEC		





© FREESCALE SEMICONDUCTOR, INC. MECHANIC		L OUTLINE PRINT VERSION N		JT TO SCALE	
TITLE:	DOCUMENT NE]: 98ASH70247A	RE∨: B		
16 LD TSSOP. PITCH 0.	CASE NUMBER	8: 948F-01	19 MAY 2005		
	STANDARD: JE	DEC			

1. CONTROLLING DIMENSION: MILLIMETER

2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

<u>/</u>3 DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.


4 DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE


5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.


 $\overline{7}$ dimensions are to be determined at datum plane $\overline{-W}$


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:	DOCUMENT NO: 98ASH70247A		RE∨: B	
16 LD TSSOP, PITCH 0.65MM		CASE NUMBER: 948F-01 19 MAY :		19 MAY 2005
		STANDARD: JE	DEC	






© FREESCALE SEMICONDUCTOR, INC. All Rights reserved.	LOUTLINE	PRINT VERSION NO	IT TO SCALE	
TITLE:		DOCUMENT NO]: 98ASB42899B	RE∨: B
2010 .300 PDIE	C	CASE NUMBER	R: 738C-01	24 MAY 2005
		STANDARD: NO	IN-JEDEC	





- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIN MIN	IETERS MAX	DIM	IN MIN	ICHES MAX	DIM	MILLIM	ETERS MAX	DIM	MI	INCHES N MAX
А	24.39	24.99		0.960	0.984						
В	6.96	7.49		0.274	0.295						
С	3.56	5.08		0.140	0.200						
D	0.38	0.56		0.015	0.022						
E	1.27	BSC		0.05	0 BSC						
F	1.14	1.52		0.045	0.060						
G	2.54	BSC		0.10	0 BSC						
J	0.20	0.38		0.008	0.015						
К	2.79	3.76		0.110	0.148						
L	7.62 E	3SC		0.300	D BSC						
М	0.	15 '		0.	15.						
Ν	0.50	1.01		0.020	0.040						
R	•••••	1.29		•••••	0.051						
		0511100110110									
		SEMICONDUC IGHTS RESE		INC.	MECHANI	CAL	OUTLINE	PRINT	VERS:	[DN ND	T TO SCALE
TITL	_E:					I	DOCUMENT NO]: 98ASB42	2899I	3	RE∨: B
		20LD	₹0	0 PDIF	D	C	ASE NUMBER	R: 738C−01			24 MAY 2005
		2010	.00			S	STANDARD: NE	IN-JEDEC			



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO): 98ASB42343B	REV: J
20LD SOIC W/B, 1.27 PITCH Case-outline		CASE NUMBER	R: 751D-07	23 MAR 2005
		STANDARD: JE	DEC MS-013AC	

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	: 98ASB42343B	REV: J
20LD SOIC W/B, 1.27 PITCH, CASE OUTLINE		CASE NUMBER	2: 751D-07	23 MAR 2005
	_	STANDARD: JEDEC MS-013AC		

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9RS08KA8 Rev. 4 6/2009 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license customer's technical experts. Freescale Semiconductor does not convey any notrice under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2009. All rights reserved.

