Document Number: MMA52xxAKW Rev. 0, 09/2012

$\sqrt{\textsf{RoHS}}$

Xtrinsic MMA52xxAKW PSI5 Inertial Sensor

The MMA52xxAKW family, a SafeAssure solution, includes the PSI5 Version 1.3 asynchronous mode compatible overdamped X-axis satellite accelerometers.

Features

- ±60g to ±480g Full-Scale Range
- 400 Hz, 3-Pole Low-Pass Filter
- Single Pole, High-Pass Filter with Fast Startup and Output Rate Limiting
- PSI5 Version 1.3 Asynchronous Mode Compatible
	- PSI5-A10P-228/1L Compatible
	- Baud Rate: 125 kBaud
	- 10-bit Data
	- Even Parity Error Detection
- 16 µs Internal Sample Rate, with Interpolation to 1 µs
- Pb-Free 16-Pin QFN, 6 by 6 Package
- Qualified AECQ100, Revision G, Grade 1 (-40°C to +125°C) (http://www.aecouncil.com/)

Typical Applications

• Airbag Front and Side Crash Detection

MMA52xxAKW

CASE 2086-01

Application Diagram

Figure 1. Application Diagram

Device Orientation

EARTH GROUND

Figure 2. Device Orientation Diagram

Internal Block Diagram

Figure 3. Block Diagram

1 Pin Connections

Table 1. Pin Description

2 Electrical Characteristics

2.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

2.2 Operating Range

 $V_L \le (V_{CC} - V_{SS}) \le V_H$, $T_L \le T_A \le T_H$, $\Delta T \le 25$ K/min, unless otherwise specified.

2.3 Electrical Characteristics - Supply and I/O

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified.

2.4 Electrical Characteristics - Sensor and Signal Chain

 $\mathsf{V_L} \leq (\mathsf{V_{CC}} \cdot \mathsf{V_{SS}}) \leq \mathsf{V_H},\, \mathsf{T_L} \leq \mathsf{T_A} \leq \mathsf{T_H},\, \Delta \mathsf{T} \leq 25$ K/min, unless otherwise specified.

2.5 Electrical Characteristics - Self-Test and Overload

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified.

2.6 Dynamic Electrical Characteristics - PSI5

 $\mathsf{V_L} \leq (\mathsf{V_{CC}} \cdot \mathsf{V_{SS}}) \leq \mathsf{V_H},\, \mathsf{T_L} \leq \mathsf{T_A} \leq \mathsf{T_H},\, \Delta \mathsf{T} \leq 25$ K/min, unless otherwise specified

2.7 Dynamic Electrical Characteristics - Signal Chain

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H$, $T_L \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified

2.8 Dynamic Electrical Characteristics - Supply and SPI

 $V_1 \leq (V_{CC} - V_{SS}) \leq V_H$, $T_1 \leq T_A \leq T_H$, $\Delta T \leq 25$ K/min, unless otherwise specified

1. Parameters tested 100% at final test.

2. Parameters tested 100% at wafer probe.

3. Verified by characterization

4. * Indicates critical characteristic.

5. Verified by qualification testing.

6. Parameters verified by pass/fail testing in production.

7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.

8. N/A.

9. Verified by simulation.

10. N/A.

11. Measured at V_{CC} pin; V_{SYNC} guaranteed across full V_{IDLE} range.

12. Self-Test repeats on failure up to a ST_RPT_{MAX} times before transmitting Sensor Error Message.

13. N/A.

14. Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.

15. Filter cutoff frequencies are directly dependent upon the internal oscillator frequency.

Figure 5. Powerup Timing

Figure 6. Serial Interface Timing

3 Functional Description

3.1 User Accessible Data Array

A user accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block, an OTP user programmable block, and read-only registers for device status. The OTP blocks incorporate independent error detection circuitry for fault detection (reference [Section 3.2](#page-13-0)). Portions of the factory programmable array are reserved for factory-programmed trim values. The user accessible data is shown in [Table 2.](#page-11-0)

Table 2. User Accessible Data

Type codes

R: Readable register via PSI5

3.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each device during manufacturing. The serial number is composed of the following information:

Serial numbers begin at 1 for all produced devices in each lot and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the factory programmed OTP CRC verification. Reference [Section 3.2](#page-13-0) for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.

3.1.2 Factory Configuration Register (DEVCFG1)

The factory configuration register is a factory programmed, read-only register which contains user specific device configuration information. The factory configuration register is included in the factory programmed OTP CRC verification.

3.1.2.1 Range Indication Bits (RNG[2:0])

The range indication bits are factory programmed and indicate the full-scale range of the device as shown below.

3.1.3 Status Check Register (SC)

The status check register is a read-only register containing device status information.

3.1.3.1 Test Mode Flag (TM_B)

The test mode bit is cleared if the device is in test mode.

3.1.3.2 Internal Data Error Flag (IDEN_B)

The internal data error bit is cleared if a register data error detection mismatch is detected in the user accessible OTP array. A device reset is required to clear the error.

3.1.3.3 Offset Cancellation Init Status Flag (OC_INIT_B)

The offset cancellation initialization status bit is set once the offset cancellation initialization process is complete, and the filter has switched to normal mode.

3.1.3.4 Internal Factory Data Error Flag (IDEF_B)

The internal factory data error bit is cleared if a register data CRC fault is detected in the factory programmable OTP array. A device reset is required to clear the error.

3.1.3.5 Offset Error Flag (OFF_B)

The offset error flag is cleared if the acceleration signal reaches the offset limit.

3.2 OTP Array Error Detection

The Factory programmed OTP array is verified for errors with a 3-bit CRC. The CRC verification is enabled only when the factory programmed array is locked. The CRC verification uses a generator polynomial of $g(x) = X^3 + X + 1$, with a seed value = '111'.

The CRC is continuously calculated on the factory programmable array with the exception of the factory lock bits. Bits are fed in from right to left (LSB first), and top to bottom (lower addresses first) in the register map. The calculated CRC is then compared against the stored 3 bit CRC. If a CRC error is detected in the OTP array, the IDEF B bit is cleared in the SC register.

The CRC verification is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.

3.3 Voltage Regulators

The device derives its internal supply voltage from the V_{CC} and V_{SS} pins. Separate internal voltage regulators are used for the analog (V_{REGA}) and digital circuitry (V_{REG}). The analog and digital regulators are supplied by a buffer regulator (V_{BUF}) to provide immunity from EMC and supply dropouts on V_{CC} . External filter capacitors are required, as shown in [Figure 1.](#page-1-0)

The voltage regulator module includes voltage monitoring circuitry which holds the device in reset following power-on until the internal voltages have increased above the undervoltage detection thresholds. The voltage monitor asserts internal reset when the external supply or internally regulated voltages fall below the undervoltage detection thresholds. A reference generator provides a reference voltage for the ΣΔ converter.

Figure 7. Voltage Regulation and Monitoring

3.3.1 VBUF, VREG, and VREGA Regulator Capacitor

The internal regulators require an external capacitor between each of the regulator pins (V_{BUF} , V_{BEG}) or V_{BEGA}) and the associated the V_{SS} / V_{SSA} pin for stability. [Figure 1](#page-1-0) shows the recommended types and values for each of these capacitors.

3.3.2 VCC, VBUF, VREG, and VREGA Undervoltage Monitor

A circuit is incorporated to monitor the supply voltage (V_{CC}) and all internally regulated voltages (V_{BUF}, V_{REG}, and V_{REGA}). If any of internal regulator voltages fall below the specified undervoltage thresholds in [Section 2,](#page-4-0) the device will be reset. If V_{CC} falls below the specified threshold, PSI5 transmissions are terminated for the present response. Once the supply returns above the threshold, the device will respond to the next detected sync pulse. Reference [Figure 8.](#page-15-0)

Figure 8. V_{CC} Micro-Cut Response

3.3.3 VBUF, VREG, and VREGA Capacitance Monitor

A monitor circuit is incorporated to ensure predictable operation if the connection to the external V_{BUF} , V_{BEG} , or V_{BEGA} , capacitor becomes open.

The V_{BUF} regulator is disabled $t_{CAPTESTADLY}$ seconds after each data transmission for a duration of $t_{CAPTESTTIME}$ seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

The V_{REG} and V_{REGA} regulators are disabled at a continuous rate ($t_{CAPTEST-RATE}$), for a duration of $t_{CAPTEST-TIME}$ seconds. If either external capacitor is not present, the associated regulator voltage will fall below the internal reset threshold, forcing a device reset.

Figure 10. V_{REG} Capacitor Monitor

Figure 11. V_{REGA} Capacitor Monitor

3.4 Internal Oscillator

A factory trimmed oscillator is included as specified in [Section 2](#page-4-0).

3.5 Acceleration Signal Path

3.5.1 Transducer

The transducer is an overdamped mass-spring-damper system defined by the following transfer function: where:

$$
H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}
$$

ζ = Damping Ratio

 $ω_n$ = Natural Frequency = $2 * Π * f_n$

Reference [Section 2.7](#page-8-0) for transducer parameters.

3.5.2 ΣΔ **Converter**

A sigma delta modulator converts the differential capacitance of the transducer to a 1 MHz data stream that is input to the DSP block.

Figure 12. ΣΔ **Converter Block Diagram**

3.5.3 Digital Signal Processing Block

A Digital Signal Processing (DSP) block is used to perform signal filtering and compensation. A diagram illustrating the signal processing flow within the DSP block is shown in [Figure 13.](#page-18-0)

Figure 13. Signal Chain Diagram

3.5.3.1 Decimation Sinc Filter

The serial data stream produced by the ΣΔ converter is decimated and converted to parallel values by a 3rd order 16:1 sinc filter with a decimation factor of 16.

$$
H(z) = \left[\frac{1 - z^{-16}}{16 \times (1 - z^{-1})}\right]^3
$$

Figure 14. Sinc Filter Response, $t_S = 16 \mu s$

3.5.3.2 Low-Pass Filter

Data from the Sinc filter is processed by an infinite impulse response (IIR) low-pass filter.

$$
H(z)\, =\, a_0\cdot \frac{(n_{11}\cdot z^0)+(n_{12}\cdot z^{-1})+(n_{13}\cdot z^{-2})}{(d_{11}\cdot z^0)+(d_{12}\cdot z^{-1})+(d_{13}\cdot z^{-2})}\cdot \frac{(n_{21}\cdot z^0)+(n_{22}\cdot z^{-1})+(n_{23}\cdot z^{-2})}{(d_{11}\cdot z^0)+(d_{22}\cdot z^{-1})+(d_{23}\cdot z^{-2})}
$$

Table 4. Low-Pass Filter Coefficients

Note: Low-Pass Filter values do not include g-cell frequency response.

Figure 15. Low-Pass Filter Characteristics: $f_C = 400$ **Hz, 3-Pole,** $t_S = 16 \mu s$

3.5.3.3 Offset Cancellation

The device provides an offset cancellation circuit to remove internal offset error. A block diagram of the offset cancellation is shown in [Figure 16](#page-22-1).

Figure 16. Offset Cancellation Block Diagram

The transfer function for the offset LPF is:

$$
H(z) = ao_0 \cdot \frac{no_1 + (no_2 \cdot z^{-1})}{do_1 + (do_2 \cdot z^{-1})}
$$

Response parameters are specified in [Section 2](#page-4-0) and the offset LPF coefficients are specified in [Table 6.](#page-23-0)

During startup, two phases of the offset LPF are used to allow for fast convergence of the internal offset error during initializa-tion. The timing and characteristics of each phase are shown in [Table 5](#page-22-2) and [Table 6](#page-23-0) and specified in [Section 2](#page-4-0). For more information regarding the startup timing, reference the PSI5 initialization information in [Section 4.4.](#page-29-0) The offset low-pass filter used in normal operation is selected by the OC_FILT bit as shown in [Table 5](#page-22-2).

During the Initialization Self-Test phase, the offset cancellation circuit output value is frozen.

During normal operation, output rate limiting is applied to the output of the high-pass filter. Rate limiting updates the offset cancellation output by OFF $_{\text{Step }xx}$ LSB every t_{OffRate xx} seconds.

Offset Cancellation Startup Phase	Offset LPF	Output Rate Limiting	Total Time for Phase
	10 Hz	Bypassed	80 ms
	0.3 Hz	Bypassed	70 ms
Self-Test	0.3 Hz	Bypassed (Frozen during ST2)	96 ms per Self-Test Sequence (up to 6 repeats)
Complete	0.1 Hz	Enabled	N/A

Table 5. Offset Cancellation Startup Characteristics and Timing

Table 6. High-Pass Filter Coefficients

Figure 17. 10 Hz Offset Cancellation Low-Pass Filter Characteristics

Figure 18. 0.1 Hz Offset Cancellation Low-Pass Filter Characteristics

3.5.3.4 Offset Monitor

The device includes an offset monitor circuit. The output of the single pole low-pass filter in the offset cancellation block is continuously monitored against the offset limits specified in [Section 2.4](#page-6-0). An up/down counter is employed to count up If the output exceeds the limits, and to count down if the output is within the limits. The output of the counter is compared against the count limit OFFMON_{CNTLIMIT}. If the counter exceeds the limit, the OFF_B flag in the SC register is cleared. The counter rails once the max counter value is reached (OFFMON_{CNTSIZE}). The offset monitor is disabled during Initialization Phase 1, Phase 2, and Phase 3.

3.5.3.5 Data Interpolation

The device includes 16 to 1 linear data interpolation to minimize the system sample jitter. Each result produced by the digital signal processing chain is delayed one sample time.

3.5.3.6 Output Scaling

The 26-bit digital output from the DSP is clipped and scaled to a 10-bit word which spans the acceleration range of the device. [Figure 19](#page-24-1) shows the method used to establish the output acceleration data word from the 26-bit DSP output.

Figure 19. 10-Bit Output Scaling Diagram

3.6 Overload Response

3.6.1 Overload Performance

The device is designed to operate within a specified range. Acceleration beyond that range (overload) impacts the output of the sensor. Acceleration beyond the range of the device can generate a DC shift at the output of the device that is dependent upon the overload frequency and amplitude. The g-cell is overdamped, providing the optimal design for overload performance. However, the performance of the device during an overload condition is affected by many other parameters, including:

- g-cell damping
- Non-linearity
- Clipping limits
- Symmetry

[Figure 20](#page-25-0) shows the g-cell, ADC and output clipping of the device over frequency. The relevant parameters are specified in [Section 2](#page-4-0).

3.6.2 Sigma Delta Modulator Over Range Response

Over Range conditions exist when the signal level is beyond the full-scale range of the device but within the computational limits of the DSP. The $\Sigma\Delta$ converter can saturate at levels above those specified in [Section 2](#page-4-0) (G_{ADC CLIP}). The DSP operates predictably under all cases of over range, although the signal may include residual high frequency components for some time after returning to the normal range of operation due to non-linear effects of the sensor.

4 PSI5 Layer and Protocol

4.1 Communication Interface Overview

The communication interface between a master device and the MMA52xx is established via a PSI5 compatible 2-wire interface. [Figure 21](#page-26-0) shows the PSI5 master to slave connections.

Figure 21. PSI5 Satellite Interface Diagram

4.2 Data Transmission Physical Layer

The device uses a two wire interface for both its power supply (V_{CC}) , and data transmission. Data transmissions from the device to the PSI5 master are accomplished via modulation of the current on the power supply line.

4.3 Data Transmission Data Link Layer

4.3.1 Bit Encoding

The device outputs data by modulation of the V_{CC} current using Manchester 2 Encoding. Data is stored in a transition occurring in the middle of the bit time. The signal idles at the normal quiescent supply current. A logic low is defined as an increase in current at the middle of a bit time. A logic high is defined as a decrease in current at the middle of a bit time. There is always a transition in the middle of the bit time. If consecutive "1" or "0" data are transmitted, There will also be a transition at the start of a bit time.

Figure 22. Manchester 2 Data Bit Encoding

4.3.2 Data Transmission

Transmission frames are composed of two start bits, a 10-bit data word, and error detection bit(s). Data words are transmitted least-significant bit (LSB) first. A typical Manchester-encoded transmission frame is illustrated in [Figure 23](#page-27-0).

Figure 23. Example Manchester Encoded Data Transfer - PSI5-x10P

4.3.3 Error Detection

Error detection of the transmitted data is accomplished via a parity bit. Even parity is employed. The number of logic "1" bits in the transmitted message must be an even number.

4.3.4 Data Range Values

[Table 8](#page-31-1) shows the details for each data range.

4.4 Initialization

Following powerup, the device proceeds through an initialization process which is divided into 3 phases:

- Initialization Phase 1: No Data transmissions occur
- Initialization Phase 2: Sensor self-test and transmission of configuration information
- Initialization Phase 3: Transmission of "Sensor Busy", and "Sensor Ready" / "Sensor Defect" message

Once initialization is completed the device begins normal mode operation, which continues as long as the supply voltage remains within the specified limits.

Figure 24. PSI5 Sensor 10-Bit Initialization

During PSI5 initialization, the device completes an internal initialization process consisting of the following:

- Power-on Reset
- Device Initialization
- Program Mode Entry Verification
- Offset Cancellation Initialization (2 Stages)
- Self-Test

[Figure 25](#page-29-1) shows the timing for internal and external initialization.

Figure 25. Initialization Timing

4.4.1 PSI5 Initialization Phase 1

During PSI5 initialization phase 1, the device begins internal initialization and self checks, but transmits no data. Initialization begins with the sequence below and shown in [Figure 25](#page-29-1):

- Internal Delay to ensure analog circuitry has stabilized $(t_{\text{INT-NIT}})$
- Offset Cancellation phase 1 Initialization (t_{OCI})
- Offset Cancellation phase 2 Initialization (t_{OC2})

4.4.2 PSI5 Initialization Phase 2

During PSI5 initialization phase 2, the device continues its internal self checks and transmits the PSI5 initialization phase 2 data. Initialization is transmitted using the initialization data codes and IDs specified in [Table 9](#page-31-0), and in the order shown in [Figure 26](#page-30-0).

Figure 26. PSI5 Initialization Phase 2 Data Transmission Order (10-bit Mode)

The Initialization phase 2 time is calculated with the following equation:

t_{PHASF2} = TRANS_{NIBBLE} × k × (DataFields) × t_{ASYNC}

where:

• TRANS_{NIBBLE} = # of Transmissions per Data Nibble 2 for 10-bit Data: 1 for ID, and 1 for Data • $k = the repetition rate for the data fields$ Data Fields $= 32$ data fields for 10-bit data • t_{S-S} = Sync Pulse Period

4.4.2.1 PSI5 Initialization Phase 2

In PSI5 initialization phase 2, 10-bit mode, the device transmits a sequence of sensor specific configuration and serial number information. The transmission data is in conformance with the PSI5 specification, Revision 1.3, Revision 1.10. The data content and transmission format is shown in [Table 8](#page-31-1) and [Table 9.](#page-31-0) Times are calculated using the equation in [Section 4.4.2.](#page-30-1)

Table 8. Initialization Phase 2 Time

Table 9. PSI5 Initialization Phase 2 Data

4.4.3 Internal Self-Test

During PSI5 Initialization Phase 2 and Phase 3, the device completes it's internal self-test as described below and shown in [Figure 25.](#page-29-1)

- Self-Test Phase 1 Raw Offset Calculation
	- The average offset is calculated for t_{ST1} (Self-Test Disabled).
- Self-Test Phase 2 Self-Test Deflection Verification
	- The offset cancellation value is frozen for t_{ST2} + 2ms
		- Self-Test is enabled
		- After t_{ST2}/2, the acceleration output value is averaged for t_{ST2}/2 to determine the self-test value
		- The self-test value is compared against the limits specified in [Section 2.5](#page-7-0)
		- Self-Test is disabled
- Self-Test Phase 3 Self-Test Normal Data Calculation
	- The average offset is calculated for t_{ST3}
	- If Self-Test passed, the device advances to normal mode
	- If Self-Test failed, the device repeats Self-Test Phases 1 through 3 up to ST_RPT times.

4.4.4 Initialization Phase 3

During PSI5 initialization phase 3, the device completes it's internal self checks, and transmits a combination of "Sensor Busy", "Sensor Ready", or "Sensor Defect" messages as defined in Table 7. Self-Test is repeated on failure up to ST_RPT times to provide immunity to misuse inputs during initialization. Self-Test terminates successfully after one successful self-test sequence.

[Table 10](#page-32-0) shows the nominal Initialization Phase 3 times for self-test repeats. Times are calculated using the following equation.

$$
t_{\text{PSISINIT3}} = \text{ROUNDUP}\Big(\frac{(t_{\text{INTINIT}} + t_{\text{OC1}} + t_{\text{OC2}} + (t_{\text{ST1}} + t_{\text{ST2}} + t_{\text{ST3}}) \times (\text{STRPT} + 1)) - (t_{\text{PSISINIT1}} + t_{\text{PSISINIT2xx}})}{t_{\text{ASYNC}}} + 2\Big) \times t_{\text{ASYNC}}
$$

Table 10. Initialization Phase 3 Time

4.5 Error Handling

4.5.1 Sensor Defect Message

The following failures will cause the device to transmit a "Sensor Defect" error message:

4.5.2 No Response Error

The following failures will cause the device to stop transmitting:

5 Package

5.1 Case Outline Drawing

Reference Freescale Case Outline Drawing # 98ASA00090D

http://www.freescale.com/files/shared/doc/package_info/98ASA00090D.pdf

5.2 Recommended Footprint

Reference Freescale Application Note AN3111, latest revision:

http://www.freescale.com/files/sensors/doc/app_note/AN3111.pdf

Table 11. Revision History

How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

Document Number: MMA52xxAKW Rev. 0 09/2012

