Freescale Semiconductor

Document Number: MPXV6115V Rev 2, 10/2012

Pressure

Data Sheet: Technical Information

High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal Conditioned, Temperature Compensated and Calibrated

The MPXV6115V series sensor integrates on-chip, bipolar op amp circuitry and thin film resistor networks to provide a high output signal and temperature compensation. The small form factor and high reliability of on-chip integration make the Freescale Semiconductor, Inc. pressure sensor a logical and economical choice for the system designer.

The MPXV6115V series piezoresistive transducer is a state-of-the-art, monolithic, signal conditioned, silicon pressure sensor. This sensor combines advanced micromachining techniques, thin film metallization, and bipolar semiconductor processing to provide an accurate, high level analog output signal that is proportional to applied pressure.

Features

- Improved Accuracy at High Temperature
- 1.5% Maximum Error over 0° to 85°C
- · Ideally suited for Microprocessor or Microcontroller-Based Systems
- Temperature Compensated from -40° to +125°C
- Durable Thermoplastic (PPS) Surface Mount Package

MPXV6115V Series

-115 to 0 kPa (-16.7 to 2.2 psi) 0.2 to 4.6 V Output

Application Examples

- Vacuum Pump Monitoring
- Brake Booster Monitoring

ORDERING INFORMATION									
Device Name Package Options	Package	Case	# of Ports		Pressure Type			Device	
	No.	None	Single	Dual	Gauge	Differential	Absolute	Marking	
Small Outline Packa	ge (MPXV6115VC	C6U Series)				•			
MPXV6115V6U	Rail	482		•		Vacuum/ Gauge			MPXV6115V
MPXV6115V6T1	Tape and Reel	482		•		Vacuum/ Gauge			MPXV6115\
MPXV6115VC6U	Rail	482A		•		Vacuum/ Gauge			MPXV6115\
MPXV6115VC6T1	Tape and Reel	482A		•		Vacuum/ Gauge			MPXV6115\

SMALL OUTLINE PACKAGE



MPXV6115V6U/T1 CASE 482



MPXV6115VC6U/T1 CASE 482A



Operating Characteristics

Table 1. Operating Characteristics (V_S = 5.0 Vdc, T_A = 25°C unless otherwise noted, P1 > P2)

	Characteristic	Symbol	Min	Тур	Max	Unit
Pressure Range		P _{OP}	-115	—	0	kPa
Supply Voltage ⁽¹⁾		V _S	4.75	5.0	5.25	Vdc
Supply Current		ا _ہ	—	6.0	10	mAdc
Full Scale Output ⁽²⁾ @ V _S = 5.0 Volts	(0 to 85°C)	V _{FSO}	4.534	4.6	4.665	Vdc
Full Scale Span ⁽³⁾ @ V _S = 5.0 Volts	(0 to 85°C)	V _{FSS}	_	4.4	_	Vdc
Accuracy ⁽⁴⁾	(0 to 85°C)	—	—	—	±1.5	%V _{FSS}
Sensitivity		V/P	—	38.26	—	mV/kPa
Response Time ⁽⁵⁾		t _R	—	1.0	—	ms
Warm-Up Time ⁽⁶⁾		—	—	20	—	ms
Offset Stability ⁽⁷⁾		—	—	±0.5	—	%V _{FSS}

1. Device is ratiometric within this specified excitation range.

2. Full Scale Output (V_{FSO}) is defined as the output voltage at the maximum or full rated pressure.

3. Full Scale Span (V_{FSS}) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure.

4. Accuracy is the deviation in actual output from nominal output over the entire pressure range and temperature range as a percent of span at 25°C due to all sources of error including the following:

Linearity: Output deviation from a straight line relationship with pressure over the specified pressure range.

Temperature Hysteresis: Output deviation at any temperature within the operating temperature range, after the temperature is cycled to and from the minimum or maximum operating temperature points, with zero differential pressure applied.

Pressure Hysteresis: Output deviation at any pressure within the specified range, when this pressure is cycled to and from minimum or maximum rated pressure at 25°C.

TcSpan: Output deviation over the temperature range of 0° to 85°C, relative to 25°C.

TcOffset: Output deviation with minimum pressure applied, over the temperature range of 0° to 85°C, relative to 25°C.

- 5. Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure.
- 6. Warm-up Time is defined as the time required for the product to meet the specified output voltage after the pressure has been stabilized.
- 7. Offset Stability is the product's output deviation when subjected to 1000 cycles of Pulsed Pressure, Temperature Cycling with Bias Test.

Maximum Ratings

Table 2. Maximum Ratings⁽¹⁾

Rating	Symbol	Value	Units
Maximum Pressure (P1 > P2)	P _{max}	400	kPa
Storage Temperature	T _{stg}	-40 to +125	°C
Operating Temperature	T _A	-40 to +125	°C
Output Source Current @ Full Scale Output ⁽²⁾	I _o +	0.5	mAdc
Output Sink Current @ Minimum Pressure Offset ⁽²⁾	I _o -	-0.5	mAdc

1. Exposure beyond the specified limits may cause permanent damage or degradation to the device.

2. Maximum Output Current is controlled by effective impedance from V_{out} to Gnd or V_{out} to V_S in the application circuit.

Figure 1 shows a block diagram of the internal circuitry integrated on a pressure sensor chip.




Figure 1. Fully Integrated Pressure Sensor Schematic


On-chip Temperature Compensation and Calibration

Figure 2 illustrates the absolute sensing chip in the basic Super Small Outline chip carrier (Case 482A).

Figure 3 shows a typical application circuit (output source current operation).

Figure 4 shows the sensor output signal relative to pressure input. Typical minimum and maximum output curves are shown for operation over 0° to 85°C temperature range. The output will saturate outside of the rated pressure range.

A fluorosilicone gel isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the silicon diaphragm. The MPXV6115V series pressure sensor operating characteristics, internal reliability and qualification tests are based on use of dry air as the pressure media. Media other than dry air may have adverse effects on sensor performance and long-term reliability. Contact the factory for information regarding media compatibility in your application.









Figure 4. Output vs. Absolute Pressure


MPXV6115V

Transfer Function (MPXV6115VC6U) -

Nominal Transfer Value:







Surface Mounting Information

MINIMUM RECOMMENDED FOOTPRINT FOR SMALL OUTLINE PACKAGE

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor package must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a

solder reflow process. It is always recommended to fabricate boards with a solder mask layer to avoid bridging and/or shorting between solder pads, especially on tight tolerances and/or tight layouts.





Figure 5. SOP Footprint

MPXV6115V

PACKAGE DIMENSIONS



С

Μ




2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD

PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006).
 ALL VERTICAL SURFACES 5° TYPICAL DRAFT.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.415	0.425	10.54	10.79	
В	0.415	0.425	10.54	10.79	
С	0.212	0.230	5.38	5.84	
D	0.038	0.042	0.96	1.07	
G	0.100	BSC	2.54 BSC		
Н	0.002	0.010	0.05	0.25	
J	0.009	0.011	0.23	0.28	
K	0.061	0.071	1.55	1.80	
М	0 °	7 °	0 °	7 °	
N	0.405	0.415	10.29	10.54	
S	0.709	0.725	18.01	18.41	

CASE 482-01 **ISSUE A** SMALL OUTLINE PACKAGE

∠ PIN 1 IDENTIFIER



NOTES:

н

-T-SEATING PLANE

VU ES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION A AND B DO NOT INCLUDE MOLD

PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006).
 ALL VERTICAL SURFACES 5° TYPICAL DRAFT.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.415	0.425	10.54	10.79	
В	0.415	0.425	10.54	10.79	
С	0.500	0.520	12.70	13.21	
D	0.038	0.042	0.96	1.07	
G	0.100	BSC	2.54	BSC	
Н	0.002	0.010	0.05	0.25	
J	0.009	0.011	0.23	0.28	
Κ	0.061	0.071	1.55	1.80	
М	0 °	7 °	0 °	7 °	
Ν	0.444	0.448	11.28	11.38	
S	0.709	0.725	18.01	18.41	
۷	0.245	0.255	6.22	6.48	
W	0.115	0.125	2.92	3.17	

CASE 482A-01 **ISSUE A** SMALL OUTLINE PACKAGE

Sensors Freescale Semiconductor Pressure

Table 3.

evision umber	Revision date	Description of changes
2	10/2012	 Added devices MPXB611V6U and MPX6115V6T1 and corresponding package, 482.

How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

Document Number: MPXV6115V Rev. 2 10/2012

