

Features

- ❑ Compatible to LIN Specification Version 1.3 and 2.0
- ❑ Compatible to ISO9141 functions
- ❑ Baud rate up to 20 kBaud
- ❑ Operating voltage $V_S = 7$ to 18 V
- ❑ Low current consumption of typ. 24 μ A
- ❑ Wake-up via LIN bus traffic
- ❑ Slew rate control for good EME behavior
- ❑ High EMI immunity
- ❑ Fully integrated receiver filter
- ❑ Bus terminals proof against short-circuits and transients in the automotive environment
- ❑ High impedance BUS pin in case of loss of ground and undervoltage condition
- ❑ High signal symmetry for using in RC – based slave nodes up to 2% clock tolerance
- ❑ Automotive Temperature Range of -40°C to 125°C
- ❑ CMOS compatible interface to microcontroller
- ❑ Thermal overload protection
- ❑ Load dump protection (40V)
- ❑ $\pm 4\text{kV}$ ESD protection
- ❑ Small SOIC8 package

Ordering Code

Product Code	Temperature Code	Package Code	Option Code	Packing Form Code
TH8080	K	DC	AAA-000	RE
TH8080	K	DC	AAA-000	TU

Legend:

Temperature Code: K for Temperature Range -40°C to 125°C
 Package Code: DC for SOIC150Mil
 Packing Form: RE for Reel, TU for Tube

Ordering example: TH8080KDC-AAA-000-RE

General Description

The TH8080 is a physical layer device for a single wire data link capable of operating in applications where high data rate is not required and a lower data rate can achieve cost reductions in both the physical media components and in the microprocessor which use the network. The TH8080 is designed in accordance to the physical layer definition of the LIN Protocol Specification, Rev. 1.3 and 2.0. The IC furthermore can be used in ISO9141 systems.

Because of the very low current consumption of the TH8080 in recessive state it's suitable for ECU applications with hard standby current requirements, whereby no sleep/wake up control from the microprocessor is necessary.

Contents

1. Functional Diagram	5
2. Electrical Specification	6
2.1 <i>Operating Conditions.....</i>	6
2.2 <i>Absolute Maximum Ratings.....</i>	6
2.3 <i>Static Characteristics.....</i>	8
2.4 <i>Dynamic Characteristics.....</i>	9
2.5 <i>Timing Diagrams</i>	11
2.6 <i>Test Circuits for Dynamic and Static Characteristics</i>	12
3. Functional Description.....	14
3.1 <i>Initialization.....</i>	14
3.2 <i>Operating Modes</i>	14
3.3 <i>LIN BUS Transceiver.....</i>	14
4. Operating under Disturbance	16
4.1 <i>Loss of battery</i>	16
4.2 <i>Loss of Ground.....</i>	16
4.3 <i>Short circuit to battery.....</i>	16
4.4 <i>Short circuit to ground</i>	16
4.5 <i>Thermal overload.....</i>	16
4.6 <i>Undervoltage Vcc</i>	16
5. Application Hints	17
5.1 <i>Bus loading requirements.....</i>	17
5.2 <i>Slope time calculation.....</i>	18
5.3 <i>Duty Cycle Calculation</i>	19
5.4 <i>Application Circuitry.....</i>	20
6. Pin Description	21
7. Mechanical Specification SOIC8	22
8. Tape and Reel Specification	23
8.1 <i>Tape Specification</i>	23
8.2 <i>Reel Specification.....</i>	24
9. ESD/EMC Remarks	25
9.1 <i>General Remarks</i>	25
9.2 <i>ESD-Test.....</i>	25
9.3 <i>EMC</i>	25
10. Standard information regarding manufacturability of Melexis products with different soldering processes.....	26
11. Disclaimer	27

List of Figures

Figure 1 - Block Diagram	5
Figure 2 – Transmit delay	11
Figure 3 – Receiver debouncing and propagation delay	11
Figure 4 - Test circuit for dynamic characteristics	12
Figure 5 - Test circuit for automotive transients	13
Figure 6 - Receive impulse diagram	15
Figure 7 - Slope time calculation	18
Figure 8 - Duty cycle calculation in accordance to LIN 2.0	19
Figure 9 - Application Circuitry	21
Figure 10 - Pin description SOIC8 package	21

1. Functional Diagram




Figure 1 - Block Diagram

2. Electrical Specification

All voltages are referenced to ground (GND). Positive currents flow into the IC.

The absolute maximum ratings (in accordance with IEC 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of these limits may do so. Long term exposure to limiting values may effect the reliability of the device.

2.1 Operating Conditions

Parameter	Symbol	Min	Max	Unit
Battery supply voltage ^[1]	V_S	7	18	V
Supply voltage	V_{CC}	4.5	5.5	V
Operating ambient temperature	T_{amb}	-40	+125	°C

[1] V_S is the IC supply voltage including voltage drop of reverse battery protection diode, $V_{DROp} = 0.4$ to 1V, V_{BAT_ECU} voltage range is 8 to 18V

2.2 Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Max	Unit
Battery Supply Voltage	V_S	$t < 1$ min	-0.3	30	V
		Load dump, $t < 500$ ms		40	
Supply Voltage	V_{CC}		-0.3	+7	V
Transient supply voltage	$V_{S.tr1}$	ISO 7637/1 pulse 1 ^[1]	-150		V
Transient supply voltage	$V_{S.tr2}$	ISO 7637/1 pulses 2 ^[1]		100	V
Transient supply voltage	$V_{S.tr3}$	ISO 7637/1 pulses 3A, 3B	-150	150	V
BUS voltage	V_{BUS}	$t < 500$ ms, $V_S = 18$ V	-27	40	V
		$t < 500$ ms, $V_S = 0$ V	-40		
Transient bus voltage	$V_{BUS.tr1}$	ISO 7637/1 pulse 1 ^[2]	-150		V
Transient bus voltage	$V_{BUS.tr2}$	ISO 7637/1 pulses 2 ^[2]		100	V
Transient bus voltage	$V_{BUS.tr3}$	ISO 7637/1 pulses 3A, 3B ^[2]	-150	150	V
DC voltage on pins TxD, RxD	V_{DC}		-0.3	7	V
ESD capability of pin LIN, VS	ESD_{HB}	Human body model, equivalent to discharge 100pF with 1.5k Ω ,	-4	4	kV
ESD capability of pin RxD, TxD, VCC	ESD_{HB}	Human body model, equivalent to discharge 100pF with 1.5k Ω ,	-2	2	kV
Maximum latch - up free current at any Pin	I_{LATCH}		-500	500	mA
Thermal impedance	Θ_{JA}	in free air		152	K/W
Storage temperature	T_{stg}		-55	+150	°C
Junction temperature	T_{vj}		-40	+150	°C

- [1] ISO 7637 test pulses are applied to VS via a reverse polarity diode and >2 μ F blocking capacitor.
- [2] ISO 7637 test pulses are applied to BUS via a coupling capacitance of 1 nF.

2.3 Static Characteristics

Unless otherwise specified all values in the following tables are valid for $V_S = 7$ to 18V, $V_{CC} = 4.5$ to 5.5V and $T_{AMB} = -40$ to 125°C. All voltages are referenced to ground (GND), positive currents are flow into the IC.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
PIN VS, VCC						
V _{CC} undervoltage lockout	V _{CC_UV}	V _S > 7V, TxD=L	2.75		4.3	V
Supply current, dominant	I _{Sd}	V _S = 18V, V _{CC} = 5.5V, TxD = L		1	3	mA
Supply current, dominant	I _{CCd}	V _S = 18V, V _{CC} = 5.5V, TxD = L		0.8	1.5	mA
Supply current, recessive	I _{Sr}	V _S = 18V, V _{CC} = 5.5V, TxD=open		10	20	µA
Supply current, recessive	I _{CCr}	V _S = 18V, V _{CC} = 5.5V, TxD=open		18	30	µA
Supply current, recessive	I _{Sr} + I _{CCr}	V _S = 12V, V _{CC} = 5V, TxD=open, T _{amb} = 25°		24		µA
PIN BUS – Transmitter						
Short circuit bus current ^{[2] [3]}	I _{BUS_LIM}	V _{BUS} = V _S , driver on		120	200	mA
Pull up current bus ^{[2] [3]}	I _{BUS_PU}	V _{BUS} = 0, V _S = 12V, driver off	-600		-200	mA
Bus reverse current, recessive ^{[2] [3]}	I _{BUS_PAS_rec}	V _{BUS} > V _S , 7V < V _{BUS} < 18V 7V < V _S < 18V, driver off			5	µA
Bus reverse current loss of battery ^{[2] [3]}	I _{BUS}	V _S = 0V, 0V < V _{BUS} < 18V			5	µA
Bus current during loss of Ground ^{[2] [3]}	I _{BUS_NO_GND}	V _S = 12V, 0 < V _{BUS} < 18V	-1		1	mA
Transmitter dominant voltage ^{[1] [2]}	V _{BUSdom_DRV_2}	V _S = 7V, load = 500Ω			1.2	V
Transmitter dominant voltage ^[2]	V _{BUSdom_DRV_3}	V _S = 18V, load = 500Ω			2	V
Bus input capacitance ^[1]	C _{BUS}	Pulse response via 10kΩ, V _{PULSE} =12V, V _S open		25	35	pF
PIN BUS – Receiver						
Receiver dominant voltage ^{[2] [3]}	V _{BUSdom}		0.4 * V _S			V
Receiver recessive voltage ^{[2] [3]}	V _{BUSrec}				0.6 * V _S	V
Center point of receiver threshold ^{[1] [2] [3]}	V _{BUS_CNT}	V _{BUS_CNT} = (V _{BUSdom} + V _{BUSrec}) / 2	0.487 * V _S	0.5 * V _S	0.512 * V _S	V
Receiver hysteresis ^{[1] [2] [3]}	V _{HYS}	V _{BUS_CNTt} = (V _{BUSrec} - V _{BUSdom})		0.175 * V _S	0.187 * V _S	V
PIN TXD						
High level input voltage	V _{Ih}	Rising edge			0.7 * V _{CC}	V
Low level input voltage	V _{Il}	Falling edge	0.3 * V _{CC}			V
TxD pull up resistor	R _{IH_TXD}	V _{TxD} = 0V	10	15	25	kΩ
PIN RXD						
Low level output voltage	V _{ol_rxd}	I _{RxD} = 2mA			0.9	V
Leakage Current	V _{leak_rxd}	V _{RxD} = 5.5V, recessive	-10		10	µA

Parameter	Symbol	Condition	Min	Typ	Max	Unit
-----------	--------	-----------	-----	-----	-----	------

Thermal Protection						
Thermal shutdown	$T_{sd}^{[1]}$		155		180	°C
Thermal recovery	$T_{hys}^{[1]}$		126		150	°C

- [1] No production test, guaranteed by design and qualification
 [2] In accordance to LIN physical layer specification 1.3
 [3] In accordance to LIN physical layer specification 2.0

2.4 Dynamic Characteristics

Unless otherwise specified all values in the following table are valid for $V_S = 7$ to 18V and $T_{AMB} = -40$ to 125°C.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Propagation delay transmitter [1] [3] [7]	t_{trans_pd}	Bus loads: 1K Ω /1nF, 660 Ω /6.8nF, 500 Ω /10nF			5	μ s
Propagation delay transmitter symmetry [3] [7]	t_{trans_sym}	Calculate $t_{trans_pdf} - t_{trans_pdr}$	-2		2	μ s
Propagation delay receiver [1] [5] [6] [7] [8]	t_{rec_pdf}	$C_{RxD} = 25$ pF			6	μ s
Propagation delay receiver symmetry [7] [8]	t_{rec_sym}	Calculate $t_{trans_pdf} - t_{trans_pdr}$	-2		2	μ s
Slew rate rising and falling edge, high battery [4] [7]	$ t_{SR_HB} $	Bus load 1K Ω /1nF; 660 Ω /6.8nF; 500 Ω /10nF $V_S = 18$ V	1	2	3	V/ μ s
Slew rate rising and falling edge, low battery [4] [7]	$ t_{SR_LB} $	Bus load 1K Ω /1nF; 660 Ω /6.8nF; 500 Ω /10nF $V_S = 7$ V	0.5	2	3	V/ μ s
Slope Symmetry, high battery [4] [7]	t_{ssym_HB}	Bus load 1K Ω /1nF; 660 Ω /6.8nF; 500 Ω /10nF $V_S = 18$ V Calculate $t_{sdom} - t_{srec}$	-5		+5	μ s
Bus duty cycle 1 [8] [9]	D1	Calculate $t_{Bus_rec(min)} / 100\mu$ s	0.396			
Bus duty cycle 2 [8] [9]	D2	Calculate $t_{Bus_rec(max)} / 100\mu$ s			0.581	
Receiver debounce time [2] [5] [6]	t_{rec_deb}	BUS rising and falling edge	1.5		4	μ s

- [1] Propagation delays are not relevant for LIN protocol transmission, value only information parameter
 [2] No production test, guaranteed by design and qualification
 [3] See Figure 2 – Transmit delay

- [4] See Figure 7 - Slope time and slew rate calculation in accordance to LIN 1.3
- [5] This parameter is tested by applying a square wave signal to the bus. The minimum slew rate for the bus rising and falling edges is 50V/us
- [6] See Figure 3 – Receiver debouncing and propagation delay
- [7] In accordance to LIN physical layer specification 1.3
- [8] In accordance to LIN physical layer specification 2.0
- [9] See Figure 8 - Duty cycle calculation in accordance to LIN 2.0

2.5 Timing Diagrams




Figure 2 – Transmit delay




Figure 3 – Receiver debouncing and propagation delay

2.6 Test Circuits for Dynamic and Static Characteristics




Figure 4 - Test circuit for dynamic characteristics




Figure 5 - Test circuit for automotive transients

3. Functional Description

3.1 Initialization

After *power on*, the chip enters automatically the recessive state. If the voltage regulator provides the V_{CC} – supply voltage, normal communication is possible.

3.2 Operating Modes

All operation modes will be handled from the TH8080 automatically.

Normal Mode

After power on, the IC switches automatically to normal mode. Bus communication is possible. If there is no communication on the bus line the power consumption of the IC is very low and therefore it is no standby management from the MCU necessary.

Thermal Shutdown Mode

If the junction temperature T_J is higher than 155°C, the TH8080 will be switched into the thermal shutdown mode (bus driver will be switched off). If T_J falls below the thermal shutdown temperature (typ. 140°C) the TH8080 will be switched to the normal mode.

3.3 LIN BUS Transceiver

The transceiver consists a bus-driver with slew rate control, current limitation and as well in the receiver a high voltage comparator followed by a debouncing unit.

BUS Input/Output

The recessive BUS level is generated from the integrated 30k pull up resistor in serial with a diode. This diode prevent the reverse current of V_{BUS} during differential voltage between V_S and BUS ($V_{BUS} > V_S$). No additional termination resistor is necessary to use the TH8080 in LIN slave nodes. If this IC is used for LIN master nodes it is necessary that the BUS pin is terminated via a external 1k Ω resistor in serial with a diode to VBAT.

TxD Input

During transmission the data at the pin TxD will be transferred to the BUS driver for generating a BUS signal. To minimize the electromagnetic emission of the bus line, the BUS driver is equipped with an integrated slew rate control and wave shaping unit. Transmitting will be interrupted if thermal shutdown is active.

The CMOS compatible input TxD controls directly the BUS level:

TxD = low	->	BUS = low (dominant level)
TxD = high	->	BUS = high (recessive level)

The TxD pin has an internal pull up resistor connected to VCC. This secures that an open TxD pin generates a recessive BUS level.

RxD Output

The data signals from the BUS pin will be transferred continuously to the pin RxD. Short spikes on the bus signal are suppressed by the implemented debouncing circuit.




Figure 6 - Receive impulse diagram

The receive threshold values $V_{BUS_CNT_max}$ and $V_{BUS_CNT_min}$ are symmetrical to the centre voltage of $0.5 \cdot V_S$ with a hysteresis of typ. $0.175 \cdot V_S$. Including all tolerances the LIN specific receive threshold values of $0.4 \cdot V_S$ and $0.6 \cdot V_S$ will be secure observed.

The received BUS signal will be output to the RxD pin:

$$\begin{aligned} \text{BUS} < V_{BUS_CNT} - 0.5 \cdot V_{HYS} & \rightarrow \text{RxD} = \text{low (BUS dominant)} \\ \text{BUS} > V_{BUS_CNT} + 0.5 \cdot V_{HYS} & \rightarrow \text{RxD} = \text{high, floating (BUS recessive)} \end{aligned}$$

This pin is a buffered open drain output with a typical load of:

Resistance: 2.7 kOhm
Capacitance: < 25 pF

Datarate

The TH8080 is a **constant slew rate** transceiver that means the bus driver operates with a fixed slew rate range of $0.5 \text{ V}/\mu\text{s} \leq \Delta V/\Delta T \leq 3 \text{ V}/\mu\text{s}$. This principle secures a very good symmetry of the slope times between recessive to dominant and dominant to recessive slopes within the LIN bus load range (C_{BUS} , R_{term}).

The TH8080 guarantees data rates up to 20kbit within the complete bus load range under worst case conditions. The constant slew rate principle is very robust against voltage drops and can operate with RC-oscillator systems with a clock tolerance up to $\pm 2\%$ between 2 nodes.

4. Operating under Disturbance

4.1 Loss of battery

If the ECU is disconnected from the battery, the bus pin is in high impedance state. There is no impact to the bus traffic and to the ECU itself.

4.2 Loss of Ground

In case of an interrupted ECU ground connection there is no influence to the bus line.

4.3 Short circuit to battery

The transmitter output current is limited to the specified value in case of short circuit to battery in order to protect the TH8080 itself against high current densities .

4.4 Short circuit to ground

If the bus line is shorted to negative shifted ground levels, there is no current flow from the ECU ground to the bus and no distortion of the bus traffic occurs.

4.5 Thermal overload

The TH8080 is protected against thermal overloads. If the chip temperature exceeds the specified value, the transmitter is switched off until thermal recovery. The receiver is still working while thermal shutdown.

4.6 Undervoltage Vcc

If the ECU regulated supply voltage is missing or decreases under the specified value, the transmitter is switched off to prevent undefined bus traffic.

5. Application Hints

5.1 Bus loading requirements

Parameter	Symbol	Min	Typ	Max	Unit
Operating voltage range	V_{BAT}	8		18	V
Voltage drop of reverse protection diode	V_{Drop_rev}	0.4	0.7	1	V
Voltage drop at the serial diode in pull up path	$V_{SerDiode}$	0.4	0.7	1	V
Battery shift voltage	V_{Shift_BAT}	0		0.1	V_{BAT}
Ground shift voltage	V_{Shift_GND}	0		0.1	V_{BAT}
Master termination resistor	R_{master}	900	1000	1100	Ω
Slave termination resistor	R_{slave}	20	30	60	$k\Omega$
Number of system nodes	N	2		16	
Total length of bus line	LEN_{BUS}			40	m
Line capacitance	C_{LINE}		100	150	pF/m
Capacitance of master node	C_{Master}		220		pF
Capacitance of slave node	C_{Slave}	195	220	300	pF
Total capacitance of the bus including slave and master capacitance	C_{BUS}	0.47	4	10	nF
Network Total Resistance	$R_{Network}$	500		862	Ω
Time constant of overall system	τ	1		5	μs

Table 1 - Bus loading requirements

5.2 Slope time calculation




Figure 7 - Slope time and slew rate calculation in accordance to LIN 1.3

The slew rate of the bus voltage is measured between 40% and 60% of the output voltage swing (linear region). The output voltage swing is the difference between dominant and recessive bus voltage.

$$dV/dt = 0.2 * V_{swing} / (t_{40\%} - t_{60\%})$$

The slope time is the extension of the slew rate tangent until the upper and lower voltage swing limits:

$$t_{slope} = 5 * (t_{40\%} - t_{60\%})$$

The slope time of the recessive to dominant edge is directly determined by the slew rate control of the transmitter:

$$t_{slope} = V_{swing} / dV/dt$$

The dominant to recessive edge is influenced from the network time constant and the slew rate control, because it's a passive edge. In case of low battery voltages and high bus loads the rising edge is only determined by the network. If the rising edge slew rate exceeds the value of the dominant one, the slew rate control determines the rising edge.

5.3 Duty Cycle Calculation




Figure 8 - Duty cycle calculation in accordance to LIN 2.0

With the timing parameters shown in Figure 8 two duty cycles , based on $t_{rec(min)}$ and $t_{rec(max)}$ can be calculated as follows :

$$D1 = t_{rec(min)} / (2 * t_{Bit})$$

$$D2 = t_{rec(max)} / (2 * t_{Bit})$$

For proper operation at 20KBit/s ($t_{Bit} = 50\mu s$) the LIN driver has to fulfil the duty cycles specified in chapter 2.4 Dynamic Characteristics for supply voltages of 7 to 18V and the defined standard loads .

Due to this simplified definition there is no need to measure slew rates, slope times, transmitter delays and dominant voltage levels as specified in the LIN physical layer specification 1.3.

The device within the D1/D2 duty cycle range operates also in applications with reduced bus speed of 10.4KBit/s or below.

In order to minimize EME, the slew rates of the transmitter can be reduced (approximately by 2 times). Such devices have to fulfil the duty cycle definition D3/D4 in the LIN physical layer specification 2.0. Devices within this duty cycle range cannot operate in 20KBit/s applications.

5.4 Application Circuitry




Figure 9 - Application Circuitry

6. Pin Description





Figure 10 - Pin description SOIC8 package

Pin	Name	IO-Typ	Description
1	RXD	O	Receive data from BUS to core, LOW in dominant state
2	N.C.		
3	VCC	P	5V supply input
4	TXD	I	Transmit data from core to BUS, LOW in dominant state
5	GND	G	Ground
6	BUS	I/O	LIN bus pin, LOW in dominant state
7	VS	P	Battery input voltage
8	N.C.		

7. Mechanical Specification SOIC8




Small Outline Integrated Circuit (SOIC), SOIC 8, 150 mil

	A1	B	C	D	E	e	H	h	L	A	α	ZD	A2
All Dimension in mm, coplanarity < 0.1 mm													
min	0.10	0.36	0.19	4.80	3.81	1.27	5.80	0.25	0.41	1.52	0°	0.53	1.37
max	0.25	0.46	0.25	4.98	3.99		6.20	0.50	1.27	1.72	8°		1.57
All Dimension in inch, coplanarity < 0.004"													
min	0.004	0.014	0.0075	0.189	0.150	0.050	0.2284	0.0099	0.016	0.060	0°	0.021	0.054
max	0.0098	0.018	0.0098	0.196	0.157		0.244	0.0198	0.050	0.068	8°		0.062

8. Tape and Reel Specification

8.1 Tape Specification




Standard Reel with diameter of 13"

Package	Parts per Reel	Width	Pitch
SOIC8	2500	12 mm	8 mm

D ₀	E	P ₀	P ₂	T _{max}	T _{1 max}	G _{1 min}	G _{2 min}	B _{1 max}	D _{1 min}	F	P ₁	R _{min}	T _{2 max}	W
1.5 +0.1	1.75 ±0.1	4.0 ±0.1	2.0 ±0.05	0.6	0.1	0.75	0.75	8.2	1.5	5.5 ±0.05	4.0 ±0.1	30	6.5	12.0 ±0.3

A₀, B₀, K₀ can be calculated with package specification. Cover Tape width 9.2 mm.

8.2 Reel Specification



A_{max}	B^*	C	D^*_{min}
330	2.0 ± 0.5	$13.0 +0,5/-0,2$	20.2

Width of half reel	N_{min}	W_1	$W_{2 max}$
4 mm	100,0	4,4	7,1
8 mm	100,0	8,4	11,1

9. ESD/EMC Remarks

9.1 General Remarks

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD). Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

9.2 ESD-Test

The TH8080 is tested according MIL883D (human body model).

9.3 EMC

The test on EMC impacts is done according to ISO 7637-1 for power supply pins and ISO 7637-3 for data- and signal pins.

Power Supply pin VS:

Testpulse	Condition	Duration
1	$t_i = 5 \text{ s} / U_S = -100 \text{ V} / t_D = 2 \text{ ms}$	5000 pulses
2	$t_i = 0.5 \text{ s} / U_S = 100 \text{ V} / t_D = 0.05 \text{ ms}$	5000 pulses
3a/b	$U_S = -150 \text{ V} / U_S = 100 \text{ V}$ burst 100ns / 10 ms / 90 ms break	1h
5	$R_i = 0.5 \Omega, t_D = 400 \text{ ms}$ $t_r = 0.1 \text{ ms} / U_P + U_S = 40 \text{ V}$	10 pulses every 1min

Signal pin BUS:

Testpulse	Condition	Duration
1	$t_i = 5 \text{ s} / U_S = -100 \text{ V} / t_D = 2 \text{ ms}$	1000 pulses
2	$t_i = 0.5 \text{ s} / U_S = 100 \text{ V} / t_D = 0.05 \text{ ms}$	1000 pulses
3a/b	$U_S = -150 \text{ V} / U_S = 100 \text{ V}$ burst 100ns / 10 ms / 90 ms break	1000 burst

10. Standard information regarding manufacturability of Melexis products with different soldering processes

Our products are classified and qualified regarding soldering technology, solderability and moisture sensitivity level according to following test methods:

Reflow Soldering SMD's (Surface Mount Developes)

- IPC/JEDEC J-STD-020
Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices (classification reflow profiles according to table 5-2)
- EIA/JEDEC JESD22-A113
Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing (reflow profiles according to table 2)

Wave Soldering SMD's (Surface Mount Developes) and THD's (Through Hole Developes)

- EN60749-20
Resistance of plastic- encapsulated SMD's to combined effect of moisture and soldering heat
- EIA/JEDEC JESD22-B106 and EN60749-15
Resistance to soldering temperature for through-hole mounted devices

Iron Soldering THD's (Through Hole Developes)

- EN60749-15
Resistance to soldering temperature for through-hole mounted devices

Solderability SMD's (Surface Mount Developes) and THD's (Through Hole Developes)

- EIA/JEDEC JESD22-B102 and EN60749-21
Solderability

For all soldering technologies deviating from above mentioned standard conditions (regarding peak temperature, temperature gradient, temperature profile etc) additional classification and qualification tests have to be agreed upon with Melexis.

The application of Wave Soldering for SMD's is allowed only after consulting Melexis regarding assurance of adhesive strength between device and board.

Melexis is contributing to global environmental conservation by promoting **lead free** solutions. For more information on qualifications of **RoHS** compliant products (RoHS = European directive on the Restriction Of the use of certain Hazardous Substances) please visit the quality page on our website:
<http://www.melexis.com/quality.aspx>

11. Disclaimer

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2012 Melexis NV. All rights reserved.

For the latest version of this document, go to our website at
www.melexis.com

Or for additional information contact Melexis Direct:

Europe, Africa, Asia:	America:
Phone: +32 1367 0495	Phone: +1 248 306 5400
E-mail: sales_europe@melexis.com	E-mail: sales_usa@melexis.com

ISO/TS 16949 and ISO14001 Certified

Your notes
