Description

To optimize power-dissipation and reduce junction temperature while achieving processing performance goals, various approaches are used to scale supply voltages to a systom on chip (SoC) that contain