Description

Successive approximation register analog-to-digital converters (SAR ADCs) present a challenging load to the circuitry that drives the analog inputs. Specifications in data sheets may mislead the user into thinking that analog inputs for example are static when in fact they create a highly dynamic load that requires specially designed buffer circuitry. This article looks at the architecture of