Description

This document discusses how the designer can connect zero-wait-state SRAM to a fast TMS320C5x without external decode logic. There is a detailed discussion a block diagram and a number of references to appropriate manuals for more detailed technical information.