This report presents algorithm and code implementing floating-point addition subtraction multiplication and division with the TMS320. The support of floating-point operations by the TI processors has made possible some applications such as implementation of the CCITT Adaptive Differential Pulse Code Modulation (ADPCM) algorithm and image/graphics operations.
Part Number | Name | Companion Part |
---|