Description

Phase Locked Loop (PLL) is a fundamental part of radio wireless and telecommunication technology. The goal of this document is to review the theory design and analysis of PLL circuits. PLL is a simple negative feedback architecture that allows economic multiplication of crystal frequencies by large variable numbers. By studying the loop components and their reaction to various noise sources we