Description

Generating a high-frequency system clock Fs (128fs to 768fs) from a low-frequency sampling clock fs (10 kHz to 200 kHz) is challenging while attempting to maintain low phase jitter. A traditional phase-lock loop (PLL) can do the frequency translation but the added phase jitter prevents the generated system clock signal from effectively driving high-performance audio data converters. This applica