This document provides a detailed description of the implementation of the GSM enhanced full rate (EFR) speech encoder and decoder (codec) on the Texas Instruments (TI)(tm)TMS320C62x digital signal processor (DSP). Topics include program structure code writing rules data/program memory requirement and performance evaluation. Issues on multichannel implementation and interrupts are also addresse