Description

This report suggests Hardware design techniques for interfacing memory devices and peripherals to the TMS32020. Examples of PROM EPROM static RAM and dynamic RAM circuits built around the TMS32020 are demonstrated with timing requirements given for the processor and external devices. Interfaces to a combo-codec and a host computer through UART are also presented.