Description

The industry is imposing increasingly aggressive testability requirements on modern electronics development. Existing designs require additional hardware modifications to provide all the testability functions. The JTAG/IEEE 1149.1 specification for 4-wire test bus interfaces or boundary-scan architecture provides a standard for built in testability functions. This document discusses the reliabilit