Description

The first section describes the impact of the clock jitter introduced by the analog phase−locked loop module (ZPLL) on the system clock (SYSCLK) and the peripheral clock (ICLK). In the second section the resulting impact on the CAN communication is explained.