Description

This paper describes the implementation of the V.32bis decoding algorithm on the Texas Instruments (TI) TMS320C62xx digital signal processor (DSP). The V.32bis Viterbi decoder algorithm is based on a soft-decision maximum-likelihood decoding technique. (Details on the theory behind this algorithm are described in the TI publication DSP Solutions for Telephony and Data/Facsimile Modems literature