Description

The TMS320C55xx digital signal processor (DSP) architecture features a protected pipeline composed of two decoupled segments: a fetch pipeline and an execution pipeline. In this architecture memory registers and other resources are accessed simultaneously by the instructions flowing through the pipeline. The pipeline protection unit guarantees that these accesses are performed in a correct order