This document discusses how to efficiently share memory with a DSP and a host without needing expensive dual-port RAMs. It includes a block diagram and a discussion of the bus arbitration issues.