Description

Double data rate (DDR) bus termination power requirements bring new challenges to the power supply by requiring voltage tracking of a reference supply requiring both sourcing and sinking current and maintaining a high efficiency over a wide current range. This paper address these issues while presenting an example DDR design of 12 A of output current with voltage outputs between 0.9 V and 1.25 V