Description

This application report provides a comprehensive guide into the design of the hardware interface between the Texas Instruments (TI)(tm) TMS320C54x digital signal processor (DSP) and the TMS626812A 2MX8 synchronous dynamic random-access memory (SDRAM) using field programmable gate arrays (FPGA). A test algorithm is also written in assembly to test the hardware design and the SDRAM. This design ca