This document discusses interrupt handling and the effect of interrupts on the pipeline. If an interrupt is pending and is subsequently enabled by a CLRC instruction where would it be taken and what happens when it returns from the ISR?