Description

This document descibes the process used to develop loop partitioning for the Texas Instruments (TI)(tm) TMS320C6x digital signal processor (DSP). The 'C6x code generation tools go through five basic phases when scheduling a loop. At each of these stages there is a set of heuristics which try to make intelligent decisions where multiple options exist. This document focuses on the third stage parti