Description

This document describes how to determine the number of CPU cycles required to transfer data between the host CPU and the Texas Instruments (TI) (tm) TMS320C6201/6701 digital signal processor (DSP) using the Host Port Interface (HPI).The host has direct access to the processor's data memory via the 16-bit HPI. The number of cycles required for a data transfer between the host CPU and the TMS320