Description

The CDC857 and the CDCV850 devices are PLL-based differential clock drivers with a maximum operational frequency of 167 MHz. These devices have been designed to support a double-data-rate (DDR) specification and therefore they have higher immunity against incoupling common mode noise. However they require a differential clock input signal.This report shows (a) how to convert a single ended cl