Description

With the complexities of digital signal processor (DSP) applications and the system memory they utilize it is often very difficult for the developer to understand where and when processormemory accesses are occurring. This is further complicated by the fact that many processors have incorporated cache into the on-chip memory. While there are many issues with system memory optimization the first