Description

This design is intended to help the system designer in understanding tradeoffs and optimizing implementation for driving the Giga-Sample-Per-Second ADC with balun configurations for wideband applications.  The tradeoffs considered include balun construction: insertion loss: dynamic performance: configurability: and ease of implementation.  Topology and layout play a critical role in optimizing system performance: which is why these designs can help to reduce designs cycles.