This reference design demonstrates a validated and cost competitive power sequencing solution for an application processor or a high performance control platform. This design supports 5 different voltage rails: optimized with layout space of 12 mm × 12 mm. The design is also capable of adjusting delay time and re-configuring specific voltage level for each rail to fit different input capacitors and different processors' requirements.