This TI Verified Design is a high performance data acquisition system (DAQ) using an 18-bit SAR ADC: ADS8881 at a throughput of 1MSPS. This design has been optimized to provide 18-bit settling performance for a Full Scale Step Input signal: thus leading to excellent system linearity. Such an input stimulus is more applicable in MUXed applications for transition between channels with different input voltages. The input driver for the ADC uses the OPA350 for high bandwidth (small & large signal): output current drive and linear rail-to-rail input and output operation. The reference buffer drive utilizes a composite buffer made out of THS4281 & OPA333 to get the desired performance at lowest power consumption. This DAQ block achieves a ±2.5LSB INL performance for a total power consumption of less than 70mW.See more TI Precision Designs
Download |
---|
Download the bill of materials for TIPD112 | Download |
Get results faster with test and simulation data that's been verified.
Download the test file for TIPD112Title | Updated | Type | Size (KB) | |
---|---|---|---|---|
TIPD112 Schematic (Rev. A) | 28 Sep 2013 | 111 | ||
TIPD112 BOM (Rev. A) | 28 Sep 2013 | 62 | ||
TIPD112 Gerber (Rev. A) | 29 Aug 2013 | ZIP | 1436 |